Scheme and Syllabus

of

M. Tech. ECE (VLSI) (2022-2023 onwards)



Offered by:

Department of Electronics & Communication Engineering

NATIONAL INSTITUTE OF TECHNOLOGY DELHI

Delhi-110036

(An autonomous Institute under the aegis of Ministry of Education, Govt. of India)

Approved in the Board of Studies-Dept. of ECE held on March 1st, 2023.

Department of Electronics and Communications Engineering National Institute of Technology Delhi

1.1 About the Department

Welcome to the Department of Electronic and Communication Engineering (ECE), National Institute of Technology Delhi. It was established in 2010, immediately with the beginning of the Institute under the aegis of the Ministry of Human Resource and Development (MHRD), Govt. of India. Currently, Department is offering one Undergraduate Program as B. Tech (ECE) and two Postgraduate programs as M. Tech. ECE and M. Tech. ECE (VLSI). The Department also offers Ph.D. and Post-Doctoral Fellowship (PDF) Programme in relevant areas. It has excellent laboratories and research facilities in electronic devices and circuits, electronic measurement and instrumentation, microprocessor and microcontroller, microwave and antenna design, optical fiber communication and optical device, multimedia, and advanced communication and VLSI design automation and simulation laboratory. The Department has received projects, grants, and fellowships from the Ministry of Electronics and Information Technology (MeitY), the Department of Science and Technology (DST)-SERB, and other funding agencies. The Department has active collaborations with academic & research institutes in India and abroad.

The Department of ECE has a blend of young as well as experienced dynamic faculty members and is committed to providing quality education and research in the field. Faculty members of the department have excellent academic & research credentials and published numerous peer-reviewed journal articles/ papers, Books, Book Chapters, etc. in the diversified field and have adequate experience in advanced research. The department of ECE provides a creative learning environment to the students for excellence in technical education. Here the students learn to face the challenges related to emerging technologies in electronics and communication engineering. The department of ECE promotes a self-learning attitude, entrepreneurial skills, and professional ethics. The department hopes to achieve the national goals and objectives of industrialization and self-reliance. As a result, it hopes to produce post graduates with strong academic and practical backgrounds so that they can fit into the academia, research and industry.

1.2 Vision

Create an educational environment to prepare the students to meet the challenges of the modern electronics and communication industry through state of art technical knowledge and innovative approaches beneficial to society.

1.3 Mission

- To promote teaching and learning by engaging in innovative research and by offering state-of-the-art undergraduate, postgraduate, and doctoral programs.
- To cultivate an entrepreneurial environment and industry interaction leading to the emergence of creators, innovators, and leaders.
- To promote co-curricular and extra-curricular activities for the overall personality development of the students.
- Building of responsible citizens through awareness and acceptance of ethical values.

M. Tech. ECE (VLSI)

2.1 Salient Features/ Philosophy of the M. Tech. ECE (VLSI) program

M. Tech. ECE (VLSI) program offered at NIT Delhi is designed to equip the students with a unique blend of skill sets that include:

- Strong theoretical and experimental foundation
- Predominantly experiment oriented approach with access to well-equipped and specialized laboratories, and supervised internship/ Thesis work.
- Hands-on technical training
- Life skills orientation
- Hard and soft skills
- Business perspective, along with emphasis on innovation and entrepreneurship

Some of the salient features of M. Tech ECE (VLSI) curriculum are as follows:

- Minimum Credits requirements for completion of M.Tech ECE (VLSI) program is 80.
- The Curriculum is based on the guidelines of National Education Policy (NEP) 2020.
- The curriculum has embedded the Multi Exit/ Multi Entry in the M. Tech program.
- The curriculum is designed to meet the prevailing and ongoing industrial requirements.
- The curriculum includes Project based Education with adequate exposure for Thesis work.
- The curriculum is flexible and offers adequate Choice of Electives (Program Elective Courses).
- The curriculum inherits the Value based Education aims the Holistic Development of the students.
- The Curriculum offers Digital Pedagogy & Flipped Learning with adequate motivation for Entrepreneurship/ Start-ups.

Cardinal Mention

Students exiting after completing 1st Year will be awarded Post Graduate Diploma in ECE (VLSI) respectively. A minimum Credit requirement for Post Graduate Diploma is 40 Credits.

2.2 Program Educational Objectives (PEOs)

PEO-1	To be technically competent in the design, development, and implementation of VLSI circuits and systems to solve complex problems in the domain of electronics and communication.
PEO-2	Students shall be competent in adapting to new technologies as well as lead research in order to achieve excellence in their professional career.
PEO-3	Enfold the capability to expand horizons beyond engineering for creativity, innovation and entrepreneurship.
PEO-4	Acquire competence and ethics for social and environmental sustainability with a focus on the welfare of humankind.


2.3 **Program Outcomes (POs)**

P0-1	Apply the knowledge of science, mathematics, and engineering principles for a problem-solving attitude and to acquire sound knowledge in the area of the VLSI domain.
PO-2	To design and analyze complex electronic circuits, using appropriate analytical methods as well as front-end and backend tools including prediction and modelling with an understanding of the limitations.
PO-3	An ability to independently carry out research /investigation and development work to solve practical problems and have the preparedness for lifelong learning.
P0-4	Ability to design and conduct experiments, as well as to analyse and interpret data, and synthesis of information.
PO-5	To comprehend and write effective reports and design documentation by adhering to appropriate standards and making effective presentations.
P0-6	Students will have a clear understanding of professional and ethical responsibility.

2.4 Program Specific Objectives (PSOs)

PSO -1	Enable students to get deep knowledge in the domain of VLSI Design and be able to solve complex problems in the field of Electronics and Communication Engineering.						
PSO -2	Enable students to carry out research work in emerging technologies and to pursue career in higher studies and research.						

3.1 Credit Distribution




3.2 Semester wise Credit Structure

	Credits										
S. No.	Category of Courses	1 st	Year	2 nd Y	Total						
		Semester	SemesterII	Semester	Semester	-					
		Ι		III	IV						
1.	Program Core	9	3	-	-	12					
2.	Program Electives	6	6	-	-	12					
3.	Program Labs	3	6	-	-	9					
4.	Independent Study & Seminar	2	2	-	-	4					
5.	Project/Dissertation	-	3	20	20	43					
	Total	20	20	20	20	80					

Minimum Credits Required for Award of Degree = 80

3.3 Credit Distribution (%)



Course Coding Pattern									
Semester	M. Tech in ECE	M. Tech in ECE (VLSI)							
Departmental Core Courses (Theory)									
Autumn SemesterECEM (5/6)0xECVM (5/6)0									
	(onwards)	(onwards)							
Spring Semester	ECEM (5/6)5x	ECVM (5/6)5x							
	(onwards)	(onwards)							
Dep	artmental Elective Courses (1	Гheory)							
Autumn Semester	ECEM (5/6)2x	ECVM (5/6)2x							
	(onwards)	(onwards)							
Spring Semester	ECEM (5/6)7x	ECVM (5/6)7x							
	(onwards)	(onwards)							

Numeric for 1st year = 5; Numeric for 2nd year = 6;

Semester I								
Course Code	Course Title	L	Т	Р	Credits			
ECVM 5xx	Core - I	3	-	-	3			
ECVM 5xx	Core - II	3	-	-	3			
ECVM 5xx	Core -III	3	-	-	3			
ECVM 5xx	Elective-I	3	-	-	3			
ECVM 5xx	Elective-II	3	-	-	3			
ECVM 5xx	Lab - I	-	-	6	3			
ECVM 507	Independent Study and Seminar	-	-	4	2			
Total Credits			0	10	20			

Teaching SchemeforM. Tech ECE (VLSI)

Semester II									
Course Code	Course Title	L	Т	Р	Credits				
ECVM 5xx	Core IV	3	-	-	3				
ECVM 5xx	Elective-III	3	-	-	3				
ECVM 5xx	Elective-IV	3	-	-	3				
ECVM 5xx	Lab - II	-	-	6	3				
ECVM 5xx	Lab - III	-	-	6	3				
ECVM 557	Independent Study and	_	_	4	2				
	Seminar			-	_				
ECVM 558	Minor Project	-	-	6	3				
T	9	0	22	20					

Semester III							
Course Code	Course Title	L	Т	Р	Credits		
ECVM 601	Dissertation I	-	-	40	20		
Total Credits					20		

Semester IV								
Course Code	Course Title	L	Т	Р	Credits			
ECVM 651	Dissertation II	-	-	40	20			
Total Credits					20			

List of Core Subjects

S. No.	Course Code	Course Title	L	Т	Р	Credits	Core Applicability
1.	ECVM 501	Semiconductor Devices	3	-	-	3	Core I + Core
2.	ECVM 502	Digital IC Design	3	-	-	3	II + Core III
3.	ECVM 503	Analog IC Design	3	-	-	3	
4.	ECVM 551	System-on-Programmable Chip Design	3	-	-	3	Core IV

List of Laboratory Subjects

S. No.	Course Code	Course Title	L	Т	Р	Credits	Lab Applicability
1.	ECVM 505	Analog and Digital Design Laboratory	-	-	6	3	Lab I
2.	ECVM 554	High level Design Laboratory	-	-	6	3	Lab II +
3.	ECVM 555	System-on-Programmable Chip Design Lab	-	-	6	3	Lab III

List of Elective Subjects

S. No.	Course Code	Course Title	L	Τ	Р	Credits	Elective Applicability
1.	ECVM 520	Real Time Signal Processing Systems	3	-	-	3	Elective I +
2.	ECVM 521	VLSI Systems Design	3	-	-	3	Elective II
3.	ECVM 522	Embedded Systems & RTOS	3	-	-	3	
4.	ECVM 523	Architectural Design of IC`s	3	-	-	3	
5.	ECVM 524	VLSI Testing	3	-	-	3	
6.	ECVM 525	RF IC Design	3	-	-	3	
7.	ECVM 526	VLSI Technology	3	-	-	3	
8.	ECVM 527	VLSI Signal Processing	3	-	-	3	
9.	ECVM 528	Block chain Design and Use Cases	3	-	-	3	
10.	ECVM 570	Low Power Design Techniques	3	-	-	3	Elective III +
11.	ECVM 571	Mapping Signal Processing Algorithm on DSP Architectures	3	-	-	3	Elective IV
12.	ECVM 572	MOS Devices Modelling and Characterization	3	-	-	3	
13.	ECVM 573	Mixed Signal IC Design	3	-	-	3	1
14.	ECVM 574	High Speed System (Board level) Design – (includes PCB design, thermal management, power supply)	3	-	-	3	

Course Coo	le	ECVM 501	-	Semester: Odd (specify Odd/Even)		Semes	ter : I Session: Autumn
Course Na	ne	Semicond	uctor D	evices			
Credits		3			Contact	Hours	3
Faculty		Coordinat	cor(s)				
(Names)		Teacher(s (Alphabet)	-				
Course Objectives		and		n them to app			amentals of electronic devices n mostly used and important
		e of the lule	List of Topics				
Unit I Basic Semiconducto r Physics		Crystal lattice, energy band model, density of states, distribution statistics – Maxwell- Boltzmann and Fermi-Dirac, doping, carrier transport mechanisms, - drift, diffusion, thermionic emission, and tunnelling; excess carriers, carrier lifetime, recombination mechanisms – SHR, Auger, radiative, and surface.					

Curriculum in Detail (Core Courses)

Unit	t II	Junctions	p-n junctions – fabrication, basic operation – forward and reverse bias, DC model, charge control model, I-V characteristic, steady- state and transient conditions, capacitance model, reverse-bias breakdown, SPICE model; metal-semiconductor junctions – fabrication, Schottky barriers, rectifying ad ohmic contacts, I-V characteristics.							
Unit III		MOS Capacitors and MOSFETs	The MOS capacitor – fabrication, surface charge –accumulation, depletion, inversion, threshold voltage, C-V characteristics – low and high frequency; the MOSFET – fabrication, operation, gradual channel approximation, simple charge control model (SCCM), Pao- Sah and Schichman – Hodges models, I-V characteristic, second- order effects – Velocity saturation, short-channel effects, charge sharing model, hot-carrier effects, gate tunnelling; sub-threshold operation – drain induced barrier lowering (DIBL) effect, unified charge control model (UCCM), SPICE level 1, 2, and 3, and Berkeley short-channel IGFET model (BSIM).							
Unit IV		MOSFETs and HEMTs	MESFETs –fabrication, basic operation, Shockley and velocity saturation models, I-V characteristics, high-frequency response backgating effect, SPICE model; HEMTs – fabrication, modulation (delta) doping, analysis of III-V heterojunctions, charge control, I-V characteristics, SPICE model.							
Unit V		BJPs and HBTs	BJTs – fabrication, basic operation, minority carrier distributions and terminal currents, I-V characteristic, switching, second-order effects – base narrowing, avalanche multiplication, high injection, emitter crowding, Kirk effect, etc.; breakdown, high-frequency response, Gummel Poon model, SPICE model; HBTs: - fabrication, basic operation, technological aspects, I-V characteristics, SPICE model.							
Cou Asse nt	rse essme	Continuous Eva	luation 25% Mid Semester 25% End Semester 50%							
Rec		•	naterial: Author(s), Title, Edition, Publisher, Year of Publication etc. <s, etc.="" format)<="" ieee="" in="" journals,="" reports,="" td="" the="" websites=""></s,>							
1.	Ben G.	. Streetman, Solic	l State Electronic Devices, Prentice Hall, 1997.							
2.	Richard S. Muller and Theodore I. Kamins, Device Electronics for Integrated Circuits, John Wiley, 1986.									
3.	S.M. Sze and Kwok K. Ng, Physics of Semiconductor Devices, 3rd edition, John-Wiley, 2006.									
4.	Donald Neamen, An Introduction to Semiconductor Devices, McGraw-Hill Education, 2005.									

Course Code	9	ECVM 502		Semester: Odd (specify Odd/Even)			ster : I Session: Autumn
Course Nam	e	Digital IC D	esign				1
Credits		3			Contact Hours		3
Faculty (Names)		Coordina)	tor(s				
		Teacher((Alphabe y)	-				
Course Objectives• To i block proc• To le				common t rs, digital ba	o all ckend of	CMOS all wire	lesign of all digital building microprocessors, network eless systems etc., ed to size, speed and power
Module No.		tle of the odule	List o	of Topics			
Unit I	Pr an	ansistor inciples	MOSFETcharacteristic under Static and Dynamic Conditions, MOS Transistor Secondary Effects, CMOS Inverter-Static Characteristic, Dynamic Characteristic, Power, Energy, and Energy Delay parameters, Stick diagram and Layout diagrams.				
Unit II	al	mbination Logic rcuits	effort	of comple	x gates,	Static	yles of logic circuits, Logical and Dynamic properties of y, Dynamic Logic Gates.
Unit III	Lo	quential gic rcuits	Static Latches and Registers, Dynamic Latches and Registers, Timing Issues, Pipelines, Non Bistable Sequential Circuits.				
Unit IV	Arithmetic Building Blocks Data path circuits, Architectures for Adders, Accumulators, Multipliers, Barrel Shifters, Speed and Area Tradeoffs						
Unit V	Memory Architecture sMemory Architectures and Memory control circuits: Read- Only Memories, ROM cells, Read-write memories (RAM) dynamic memory design, 6 transistor SRAM cell, Sense amplifiers.						
Course Assessme nt	Со	ntinuous Ev	aluatio	on 25% Mid	Semeste	r 25% E	End Semester 50%
		•					Publisher, Year of Publication etc. in the IEEE format)

1.	Jan Rabaey, AnanthaChandrakasan, B Nikolic, " Digital Integrated Circuits: A Design Perspective", Prentice Hall of India, 2nd Edition, Feb 2003
2.	N.Weste, K. Eshraghian, " Principles of CMOS VLSI Design", Addision Wesley, 2nd Edition, 1993
3.	K.Martin - Digital integrated circuit design
4.	J.Kuo and J.Lou - Low voltage CMOS VLSI circuits
5.	M J Smith, "Application Specific Integrated Circuits", Addisson Wesley, 1997
6.	Sung-Mo Kang & Yusuf Leblebici, "CMOS Digital Integrated Circuits Analysis and Design", McGraw-Hill, 1998.

Course Code		ECVM 503	3 Semester: Odd Semester : I Session: Autur (specify Odd/Even)				
Course Name	e .	Analog IC D	esign				
Credits		3			Contact Hours		3
Faculty (Names)		Coordina	tor(s)				
(Names)		Teacher((Alphabe y)	-				
Course• ToObjectivesan• To• VL			d sub-s develo SI circu	system desig	n. ty to des the equi	ign and valent c	CMOS analog building blocks l analyze MOS based Analog circuits of MOS based Analog
Module No.		le of the dule	List o	of Topics			
Unit I	Int	roduction	Basic MOS Device Physics – General Considerations, MOS I/V Characteristics, Second Order effects, MOS Device models. Short Channel Effects and Device Models. Single Stage Amplifiers – Basic Concepts, Common Source Stage, Source Follower, Common Gate Stage, Cascode Stage.				
Unit II	Min Cun Vol	rrent rrors, rrent and ltage ference	Basic current mirrors, cascode current mirrors, active current mirrors, low current biasing, supply insensitive biasing, temperature insensitive biasing, impact of device mismatch.				
Unit III	Res	equency sponse of plifiers	Miller effect, CS amplifier, source follower, CG amplifier, cascade stage, differential amplifier, Multistage amplifier.				
Unit IV	-	erational plifiers	Performance parameters, One-stage and two stage Op Amps, gain boosting, comparison, common mode feedback, input range, slew rate, power supply rejection, noise in Op Amps, Buffered Op-amps, High speed/Frequency Op-amps				
Unit V	Feedback AmplifiersGeneral Considerations, Feedback Topologies, Effect of Loading. Operational Amplifiers – General Considerations, One Stage Op Amps, Two Stage Op Amps, Gain Boosting, Common – Mode Feedback, Input Range limitations, Slew Rate, Power Supply Rejection, Noise in Op Amps. Stability and Frequency Compensation						
Course	Сот	ntinuous Ev	aluatio	on 25% Mid S	Semester	25% Er	nd Semester 50%
Assessmet							

	commended Reading material: Author(s), Title, Edition, Publisher, Year of Publication (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)
1.	B.Razavi, "Design of Analog CMOS Integrated Circuits", 2nd Edition, McGraw Hill Edition 2016.
2.	Paul. R.Gray and Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits", Wiley, 5th Edition, 2009.
3.	R. Jacob Baker, "CMOS Circuit Design, Layout, and Simulation", 3rd Edition, Wiley, 2010.
4.	T. C. Carusone, D. A. Johns and K. Martin, "Analog Integrated Circuit Design", 2nd Edition, Wiley, 2012
5.	P.E.Allen and D.R. Holberg, "CMOS Analog Circuit Design", 3rd Edition, Oxford University Press, 2011.

Course Code		ECVM 503	Semester: Odd (specify Odd/Even)			Semester : I Session: Autumn				
Course Name	,	System-on-	-progra	ammable	Chip Des	sign				
Credits		3			Contac Hours	t	3			
Faculty		Coordinato	or(s)							
(Names)		Teacher(s) (Alphabeti								
Course Objectives		• To in	ntrodu	ce the over ce the Sys ction of all	tem-leve	el Desig	n from	proce	essor s	r. election to
	Titl Moo	e of the dule	List o	of Topics						
	Syst Des	tem-level ign	Driving Forces for SoC - Components of SoC - Design flow of SoC -Hardware/Software nature of SoC - Design Trade-offs - SoC Applications, Processor selection-Concepts in Processor Architecture: Instruction set architecture (ISA), Elements in Instruction Handing-Robust processors: Vector processor, VLIW, Superscalar, CISC, RISC—Processor evolution: Soft and Firm processors, Custom-Designed processors- on-chip memory.							
	Inte n	erconnectio	On-chip Buses: basic architecture, topologies, arbitration and protocols, Bus standards: AMBA, CoreConnect, Wishbone, Avalon - Network-on-chip: Architecture-topologies-switching strategies - routing algorithms -low control, Quality-of-Service- Reconfigurability in communication architectures.					Avalon - g strategies		
	IP syst	based æm design	Introduction to IP Based design, Types of IP, IP across design hierarchy, IP life cycle, Creating and using IP - Technical concerns on IP reuse - IP integration - IP evaluation on FPGA prototypes.							
]	SOCStudy of processor IP, Memory IP, wrapper DesignImplementatiooperatingnsystem (RTOS), Peripheral interface and comportdensityFPGAs - EDA tools used for SOC design.						ompone	ents, High-		
Unit V	SOC	Testing	layer	-						application on (STAT).
Course	Con	tinuous Eval	0							
Assessme										

nt									
	Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)								
1.	Michael 2012	J.Flynn, Wayne Luk, "Computer system Design: Systemon-Chip", Wiley-India,							
2.	SudeepPasricha, NikilDutt, "On Chip Communication Architectures: System on Chip Interconnect", Morgan Kaufmann Publishers, 2008.								
3.		lf, "Computers as Components: Principles of Embedded Computing System Elsevier, 2008.							
4.		Schaumont "A Practical Introduction to Hardware/Software Co-design", 2nd Springer, 2012.							
5.	Wayne V 2009.	Wolf, "Modern VLSI Design: IP Based Design", Prentice-Hall India, Fourth edition,							

Syllabus in Detail (Laboratory Courses)

 implementation. II Analog / IC Design Experiments (Based on Cadence/At other equivalent SPICE Circuit Simulator and FPAA base experiments) Design and simulation of a simple five transist differential amplifier – Measure gain, ICMR and CMRR. Layout generation, parasitic extraction and re-simulati of the five transistor differential amplifier. Analysis of results of static timing analysis. Design, Simulate and implement an inverting ga amplifier, low pass, high pass filters and full wave rectified Analyze the frequency response of filters. Design and Implement a circuit which introduces not tone to the audio and then bring the original audio 	Course Code		ECVM 505		Semester: ODD (specify Odd/Even)		Semester: I Session: Autumn Month from: July to Dec		
Faculty (Names) Coordinator(s) Teacher(s) (Alphabetically) •To learn the fundamental principles of VLSI circuit design in digital a analog domain. Objectives •To learn the fundamental principles of VLSI circuit design in digital a analog domain. •To provide the exposure in high end hardware tools and technologies. Module No. Title of the Module List of Topics Study and analysis of the CMOS Inverter circuits. • Study and analysis of Basing Gates in all type of Sta logics. • Study and analysis of Basing Gates in all type of Dynan logics. • Implementation of given Boolean expression in vario logics and its analysis. • Combinational and Sequential logic circuits desi implementation. II Analog / IC Design Experiments (Based on Cadence/A other equivalent SPICE Circuit Simulator and FPAA base experiments) • Design and simulation of a simple five transist differential amplifier - Measure gain, ICMR and CMRR. • Layout generation, parasitic extraction and re-simulati of the five transistor differential amplifier. • Design, Simulate and implement an inverting ga amplifier, low pass, high pass filters and full wave rectific Analyze the frequency response of filters. • Design and Implement a circuit which introduces noi tone to the audio and then bring the original audio	Course Name		Design La	borato	ry (Digital and	Analog)			
Teacher(s) (Alphabetically) Course Objectives • To learn the fundamental principles of VLSI circuit design in digital at analog domain. • To provide the exposure in high end hardware tools and technologies. Module No. Title of the Module List of Topics IDigital Experiments (Based on Cadence) • Study and analysis of the CMOS Inverter circuits. • Study and analysis of Basing Gates in all type of Sta logics. • Study and analysis of Basing Gates in all type of Dynan logics. • Implementation of given Boolean expression in vario logics and its analysis. • Combinational and Sequential logic circuits desi implementation. II Analog / IC Design Experiments (Based on Cadence/A other equivalent SPICE Circuit Simulator and FPAA base experiments) • Design and simulation of a simple five transist differential amplifier – Measure gain, ICMR and CMRR. • Layout generation, parasitic extraction and re-simulati of the five transistor differential amplifier. • Analysis of results of static timing analysis. • Design, Simulate and implement an inverting ga amplifier, low pass, high pass filters and full wave rectifi- Analyze the frequency response of filters. • Design and Implement a circuit which introduces noi tone to the audio and then bring the original audio	Credits		5			Contact	Hours 6		
(Alphabetically) Course Objectives • To learn the fundamental principles of VLSI circuit design in digital a analog domain. • To provide the exposure in high end hardware tools and technologies. Module No. Title of the Module I Digital Experiments (Based on Cadence) • Study and analysis of the CMOS Inverter circuits. • Study and analysis of Basing Gates in all type of Sta logics. • Study and analysis of Basing Gates in all type of Dynan logics. • Implementation of given Boolean expression in vario logics and its analysis. • Combinational and Sequential logic circuits desi implementation. II Analog / IC Design Experiments (Based on Cadence/A other equivalent SPICE Circuit Simulator and FPAA base experiments) • Design and simulation of a simple five transist differential amplifier - Measure gain, ICMR and CMRR. • Layout generation, parasitic extraction and re-simulati of the five transistor differential amplifier. • Analysis of results of static timing analysis. • Design, Simulate and implement an inverting ga amplifier, low pass, high pass filters and full wave rectifi- Analyze the frequency response of filters. • Design and Implement a circuit which introduces noi tone to the audio and then bring the original audio	Faculty (Nam	es)	Coordinat	tor(s)					
Objectives analog domain. • To provide the exposure in high end hardware tools and technologies. Module No. Title of the Module I Digital Experiments (Based on Cadence) • Study and analysis of the CMOS Inverter circuits. • Study and analysis of Basing Gates in all type of Sta logics. • Study and analysis of Basing Gates in all type of Dynan logics. • Implementation of given Boolean expression in vario logics and its analysis. • Combinational and Sequential logic circuits desi implementation. II Analog / IC Design Experiments (Based on Cadence/A other equivalent SPICE Circuit Simulator and FPAA base experiments) • Design and simulation of a simple five transist differential amplifier. • Analysis of results of static timing analysis. • Design, Simulate and implement an inverting ga amplifier, low pass, high pass filters and full wave rectifier Analyze the frequency response of filters. • Design and Implement a circuit which introduces noi tone to the audio and then bring the original audio			•	-					
ModuleI Digital Experiments (Based on Cadence)• Study and analysis of the CMOS Inverter circuits.• Study and analysis of Basing Gates in all type of Stalogics.• Study and analysis of Basing Gates in all type of Dynanlogics.• Implementation of given Boolean expression in variologics and its analysis.• Combinational and Sequential logic circuits desi implementation.II Analog / IC Design Experiments (Based on Cadence/Ac other equivalent SPICE Circuit Simulator and FPAA base experiments)• Design and simulation of a simple five transist differential amplifier – Measure gain, ICMR and CMRR.• Layout generation, parasitic extraction and re-simulati of the five transist of static timing analysis.• Design, Simulate and implement an inverting ga amplifier, low pass, high pass filters and full wave rectific Analyze the frequency response of filters.• Design and Implement a circuit which introduces noi tone to the audio and then bring the original audio			analog d	omain.	_	_			
 Study and analysis of the CMOS Inverter circuits. Study and analysis of Basing Gates in all type of Stalogics. Study and analysis of Basing Gates in all type of Dynanlogics. Implementation of given Boolean expression in variologics and its analysis. Combinational and Sequential logic circuits desimplementation. II Analog / IC Design Experiments (Based on Cadence/A other equivalent SPICE Circuit Simulator and FPAA base experiments) Design and simulation of a simple five transist differential amplifier – Measure gain, ICMR and CMRR. Layout generation, parasitic extraction and re-simulati of the five transistor differential amplifier. Analysis of results of static timing analysis. Design, Simulate and implement an inverting gamplifier, low pass, high pass filters and full wave rectific Analyze the frequency response of filters. Design and Implement a circuit which introduces not tone to the audio and then bring the original audio 				List of	Topics				
removing the noise tone. Two case studies and one minor project.				II Ana other experi	Study and ana logics. Study and anal logics. Implementation logics and its an Combinational implementation log / IC Desig equivalent SP ments) Design and se differential amp Layout generat of the five trans Analysis of resu Design, Simula amplifier, low p Analyze the free Design and Im tone to the au removing the ne	lysis of ysis of E n of giv halysis. and S n. ICE Cir simulatic plifier – I cion, par sistor dif ilts of sta ate and pass, high quency r plement dio and oise tone	Basing Gates in Basing Gates in en Boolean exp Sequential log riments (Based cuit Simulator on of a simp Measure gain, IC asitic extraction ferential amplific tic timing analy l implement n pass filters an esponse of filter a circuit whic then bring th e.	n all type of Stationall type of Dynamic pression in various ic circuits design d on Cadence/Any and FPAA based Ole five transistor CMR and CMRR. n and re-simulation ier. vsis. an inverting gain d full wave rectifier rs. ch introduces noise	
Course Continuous Evaluation 50% End Semester 50%	Course	Con	tinuous Eva	luation	50% End Semes	ster 50%			

Asse	essment								
	Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)								
1.	SPICE Manual								
2.	IRSIM Manual								
3.	MAGIC Manual								
4.	Xilinx, Vivado Design Suite User Guide.								
5.	Cadence Virtuoso Manual								

Cou	rse Code		ECVM 554	Ļ	Semester: E		Semes		ion: S		
				(specify Odd/Even)			Month from: January to May				
Cou	rse Nam	е	High Leve	el Design	n Laboratory	0					
Crec	lits		3			Contact	Hours	6			
Facu	-		Coordinat	or(s)							
(Nar	nes)		Teacher(s (Alphabet	-							
Cour Obje	rse ectives			vide han	dware Descrip Ids on design	-			oftwar	e based	
Mod No.	ule	Title Mod	e of the lule	List of	Topics						
				Experin	ments related	to languag	ge seman	tics			
				- Time	Control: delay	operator,	event co	ontrol.			
				- Ass continu	0	pes: pro	cedural,	blocking,	non-ł	olocking,	
				- Delay through combinational logic and nets							
				Behavioural Coding (examples and problems)							
				Structural Coding (examples and problems)							
				• RT-Level Coding (examples and problems)							
				Mixed-Level Coding (examples and problems)							
				Coding of state machines and sequential logic							
				• Coding of test benches							
				Coding style for synthesis							
				Enterin	ng design cons	traints and	d synthe	sis using "FP(GA Exp	cess"	
				- Gener	ating timing r	eports; CL	B/gate u	isage reports;			
				nentation.	e FPGA	devic	ce (Xilinx)	for	design		
					se studies						
Course Continuous Eva				Minor project aluation 50% End Semester 50%							
	essmen										
Reco			•		Author(s), Tit s, Reports, We				Publica	tion etc.	
1.	G. De M	icheli	, Synthesis a	and Opti	mization of Di	gital Circu	its, McG	raw-Hill, 199	4.		
2.	P. Kuru	p and	T. Abbasi, I	logic Syr	thesis Using S	ynopsys, S	Second E	Edition, Kluwe	er, 199	<u>б.</u>	

3.	J. Bhasker, A VHDL Primer, Third Edition, Prentice-Hall, 1999.
4.	Z. Navabi, Verilog Digital System Design, McGraw-Hill, 1999.
5.	S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, Prentice-Hall, 1996.

Course Code)	ECVM 555		Semester: Even (specify Odd/Even)		Semester: II Session : Spring Month from: January to May		
Course Nam	е	System-or	n-Progr	ammable Chi	p Design	Lab		
Credits		3			Contact	Hours	6	
Faculty		Coordinat	or(s)					
(Names)		Teacher(s (Alphabet						
Course Objectives		Efficientl	n and develop complete hardware/software systems on an FPGA ly break down complex computational tasks into hardware and components, and build co-processor components for an FPGA-based or.					
Module No.	Title Mod	e of the lule	List of	Topics				
			OpenR - - - - - -	ISC + Wishbon Implementatio Interfacing wi Creation of cu Enhancement Set with custo Optimizing sy enhancements	e. on of basic th periphe stom perip of instruc m instruct stem arch	soPC us erals. pherals ι tion. tions. itecture	using HDL. through choice of processor	
Course Assessmen t	Lab	: Continuou		tion 50% End	Semester	50%		

Syllabus in Detail (Elective Courses)

Course Code		ECVM 520		Semester: Odd (specify Odd/Even)			Semester : Session:		
Course Name		Real-t	Real-time Signal Processing Systems						
Credits		3				Contact H	ours	3	
Faculty (Name	s)	Coord	linato	r(s)					
		Teach (Alph		cally)					
Course Objectiv	es	•	the r	eal-tim	ne		oly the	od of discrete Fourier transform for e signal processing algorithms for a	
Module No.		le of dule	the	List o	fΤ	opics			
Unit I		e Diso irier insform	crete s	Discrete Fourier transform, properties of DFT. Frequency domain sampling, Frequency analysis of signals using the DFT. DFT of discrete time signals, Relation between DFT and Z-transform. IDFT.					
Unit II	Fas Tra	t Fo Insform	Direct computation of DFT, Need of efficient computation of DFT, Radix- 2 Decimation in time domain and decimation in frequency domain algorithms (DIT-FFT and DIF-FFT), Linear filtering methods based on DFT Goertzel Algorithms.						
Unit III	n	olement of Dis e syster	crete	FIR Systems- Direct Form-I, Direct Form-II, Cascade, Parallel structure IIR Systems- Direct Form, Cascade, Linear phase structure, Frequency sampling structure					
Unit IV		sign of I FIR filt		Design of digital IIR digital filters from analog filters, Impulse invariance method and bilinear transformation method. Frequency transformations. Design of digital FIR filters using window method.					
Unit V Multirate DSP and Applications			Decimation and Interpolation, Multistage design of interpolators and decimators; Poly-phase decomposition and FIR structures, DSP device architecture and programming (TMS320C6x), Real-time system development, Code Composer Studio and DSP BIOS, Mini project (real-time application of DSP)						
Course Assessment	course				^	% Mid Semester 25%	End S	emester 50%.	
		0				or(s), Title, Edition, Websites etc. in the IE		sher, Year of Publication etc. (Text mat)	
1. S. K. Mitra,	"Digi	tal Sign	al Pro	cessing	g: /	A Computer-Based Ap	proacł	n", Third edition, McGraw-Hill, 2006.	

2.	J. Proakis, D. Manolakis, "Digital Signal Processing: Principles, Algorithms and Applications", Fourth edition, Prentice-Hall, 2006
	L.R. Rabiner and B. Gold, "Theory and Application of Digital Signal Processing", First edition, PHI Learning, 2008

Cou	Course Code		ECVM 52	1	Semester: (specify Oc	ld/Even)	Sessio	on:		
Cou	Course Name VLSI Syst			em Desig	n					
Crea	lits		3			Contact H	ours	3		
Facı	ılty (Nam	es)	Coordina	tor(s)						
			Teacher((Alphabe							
Cour Obje	rse ectives		• To intr	oduce var	ious aspects	of VLSI circu	uits and	their design including testing.		
Mod	lule No.		le of the dule	List of T	opics					
Unit	I	to	oduction VLSI hnology		-			ology- NMOS, CMOS and BICMOS Stick diagram. Latch up.		
Unit	: 11	MOS Characteriza tion		Characteristics of MOS and CMOS switches. Implementation of logic circuits using MOS and CMOS technology, multiplexers and memory, MOS transistors, threshold voltage, MOS device design equations. MOS models, small-signal AC analysis. CMOS inverters, propagation delay of inverters, Pseudo NMOS, Dynamic CMOS logic circuits, power dissipation.						
Unit	Unit III Logic Synthesis			Programmable logic devices- Antifuse, EPROM and SRAM techniques. Programmable logic cells. Programmable inversion and expander logic. Computation of interconnect delay, Techniques for driving large off-chip capacitors, long lines, Computation of interconnect delays in FPGAs Implementation of PLD, EPROM, EEPROM, static and dynamic RAM in CMOS.						
Unit	Unit IV VLSI Design Abstraction levels		traction	Different abstraction levels in VLSI design; Design flow as a succession of translations among different abstraction levels; Gajski's Y-Chart; Need for manual designing to move to higher levels of abstraction with automatic translation at lower levels of abstraction; Need to model and validate the design at higher-levels of abstraction and the necessity of HDLs that encompass several levels of design abstraction in their scope.						
Unit	: V	VLS	I Testing	VLSI testing -need for testing, manufacturing test principles, design strategies for test, chip level and system level test techniques.						
	Course Continuous Ev Assessment			valuation 25% Mid Semester 25% End Semester 50%						
			0		uthor(s), Tit rts, Websites			her, Year of Publication etc. (Text mat)		
1.	M. Morris Mano and Michael D. Ciletti, 'Digital Design', Pearson, 5th Edition, 2013.									
2.	Charles H	harles H. Roth, Jr, 'Fundamentals of Logic Design', Jaico Books, 4th Edition, 2002.								
3.	William I	. Flet	cher, "An E	ngineerin	g Approach t	o Digital De	sign", P	rentice- Hall of India, 1980.		

4.	Floyd T.L., "Digital Fundamentals", Charles E. Merril publishing company,1982.
5.	John. F. Wakerly, "Digital Design Principles and Practices", Pearson Education, 4 th Edition,2007.

Course Code		ECVM 522	2	Seme	ster:		Session :				
			(specify Odd/Even))						
Course Name	9	Embedde	d Syst	ems &	k RTO	S					
Credits		3				Contact l	Hours	3			
Faculty (Nam	ies)	Coordin	<u> </u>	5)				"			
		Teacher (Alphab		ly)							
Course Objectives		platforTo lear	rm. Irn rea	able the students to understand and use embedded computing rm. rn real time characteristics in embedded system design and explore n design techniques.							
Module No.		le of the dule	List o	of Top	ics						
Unit I		bedded	Embedded Computers, Characteristics of Embedded Computing Applications, Challenges in Embedded Computing system design, Embedded system design process- Requirements, Specification, Architectural Design, Designing Hardware and Software Components, System Integration, Formalism for System Design- Structural Description, Behavioural Description, Design Example: Model Train Controller, ARM processor- processor and memory organization.								
Unit II	Cor	bedded nputing tform	Data operations, Flow of Control, SHARC processor- Memory organization, Data operations, Flow of Control, parallelism with instructions, CPU Bus configuration, ARM Bus, SHARC Bus, Memory devices, Input/output devices, Component interfacing, designing with microprocessor development and debugging, Design Example : Alarm Clock.								
Unit III	Net	tworks	Distributed Embedded Architecture- Hardware and Software Architectures, Networks for embedded systems- I2C, CAN Bus, SHARC link supports, Ethernet, Myrinet, Internet, Network-Based design- Communication Analysis, system performance Analysis, Hardware platform design, Allocation and scheduling, Design Example: Elevator Controller.								
Unit IV	Real-TimeClock driven Approach, weighted round robin A driven Approach, Dynamic Versus Static systems, times and deadlines, Optimality of the Earliest de algorithm, challenges in validating timing const driven systems, Off-line Versus On-line scheduling					Static systems, effective release the Earliest deadline first (EDF) g timing constraints in priority					
Unit V	Des	tem sign chniques	Design Methodologies, Requirement Analysis, Specification, System Analysis and Architecture Design, Quality Assurance, Design Example: Telephone PBX- System Architecture, Ink jet printer- Hardware Design and Software Design, Personal Digital Assistants, Set-top Boxes.								
Course Assessment	The	eory: Contin	nuous	Evalua	ation 2	25% Mid S	emester	r 25% End Semester 50%			

	Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)							
1.	Wayne Wolf, "Computers as Components: Principles of Embedded Computing System Design", Morgan Kaufman Publishers, 3rd edition, 2012.							
2.	Jane.W.S. Liu, "Real-Time systems", Pearson Education Asia, 2001.							
3.	C. M. Krishna and K. G. Shin, "Real-Time Systems" , McGraw-Hill, 1997 .							
4.	Frank Vahid and Tony Givargis, "Embedded System Design: A Unified Hardware/Software Introduction", John Wiley & Sons, 2002.							

Course Code		ECVM 523	Semester: (specify Odd/Even)			Sessio	n:		
Course Name	9	Architectu	al Desi	ign of IC's					
Credits		3			Contact Hours		3		
Faculty		Coordinato	r(s)						
(Names)		Teacher(s) (Alphabetic y)	call						
Course Objectives				vers algorithr ver, performa	•		nd circuit design tradeoffs to		
Module No.	Titl Mo	e of the dule	List of	f Topics					
Unit I Introduction			Introduction: VLSI Design flow, general design methodologies; Mapping algorithms into Architectures: Signal flow graph, data dependences, data path synthesis, control structures, critical path and worst case timing analysis, concept of hierarchical system design.						
Unit II	algo	oping orithms into nitectures	Data path element: Data path design philosophies, fast adder, multiplier, driver etc., data path optimization, application specific combinatorial and sequential circuit design, CORDIC unit;						
Unit III	para	eline and allel nitectures	Architecture for real time systems, latency and throughput related issues, clocking strategy, power conscious structures, array architectures;						
Unit IV		trol tegies	Hardware implementation of various control Structures: micro programmed control techniques, VLIW architecture; Testable architecture: Controllability and Observability, boundary scan and other such techniques, identifying fault locations, self- reconfigurable fault tolerant structures;						
Unit V	Issu timi	ies in ing closure	Static and dynamic timing analysis, System considerations: edge triggered, clock skew, handling asynchronous inputs, sequential machines, clock cycle time, violation-maximum propagation delayrace through, Re-timings						
Course Theory: Continuous Evaluation 25% Mid Semester 25% End Semester 50% Assessmen t					% End Semester 50%				
	Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)								
1. B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, 2nd edition, Oxford									

	University Press, New York, 2010.
2.	M. D. Ercegovac and T. Lang, Digital Arithmetic, 1st edition, Elsevier, 2003.
3.	K. Ulrich, Advanced Arithmetic for the Digital Computer, Springer, 2002

Course Name Credits	VLSI Test		4 Semester: Odd/Even					
Credits		.SI Testing						
	4			Contact Hours		3		
Faculty (Names)	Coordinat Teacher(s (Alphabet)) ically						
Course Objectives		-				onal and Sequential Circuits. Fault Diagnosis.		
No. t	Title of he Module	List of	f Topics					
0	ntroducti on to Sesting	Role of testing in VLSI Design flow, Testing at different levels of abstraction, Fault, error, defect, diagnosis, yield, Types of testing, Rule of Ten, Defects in VLSI chip. Modelling basic concepts, Functional modelling at logic level and register level, structure models, logic simulation, delay models. Various types of faults, Fault equivalence and Fault dominance in combinational sequential circuits.						
	^F ault Aodels	Fault models, Fault Collapsing, Logic Simulation and Fault simulation, Fault simulation applications, General fault simulation algorithms- Serial, and parallel, Deductive fault simulation algorithms.						
o c	Combinati onal circuit test generation	Combinational circuit test generation, Structural Vs Functional test, Path sensitization methods. Difference between combinational and sequential circuit testing, five and eight valued algebras, and Scan chain-based testing method.						
Unit IV A	Algorithms	D-algorithm procedure, Problems, PODEM Algorithm. Problems on PODEM Algorithm. FAN Algorithm. Problems on FAN algorithm, Comparison of D, FAN and PODEM Algorithms						
S	Built in Self-Test BIST)	Built in Self-Test (BIST) - Exhaustive pattern generation, random pattern generation, LFSR for pattern generation and Output response analysis, SISR, MISR, Memory BIST – Type of memory faults, fault detection by MARCH tests Issues in test and verification of complex chips, embedded cores and SOCs, System testing and test for SOCs.						
Course T Assessmen t	Theory: Con	neory: Continuous Evaluation 25% Mid Semester 25% End Semester 50%						
Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc(Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)1.Bushnell Michael and Vishwani Agrawal, Essentials of electronic testing for digital, memory and1.								

2.	Wang Laung-Terng, Cheng-Wen Wu, and Xiaoqing Wen, <i>VLSI test principles and architectures: design for testability</i> , Academic Press, 2006.
3.	AbramoviciMiron, M. A. Breuer and A. D. Friedman, <i>Digital Systems testing and testable design</i> , Computer Science Press, 1990.
4.	M. Abramovici, M. Breuer, and A. Friedman, "Digital Systems Testing and Testable Design, IEEE Press, 1990.
5.	V. Agrawal and S.C. Seth, Test Generation for VLSI Chips, Computer Society Press.1989

Course Code	e	ECVM 52	5	Semester: (specify Odd/Even)		Sessio	on :	
Course Nam	ne	RF IC Des	sign					
Credits		3			Contact Hours	Ī	3	
FacultyCoord(Names))			ntor(s					
Teacher (Alphab y)				all				
douibe			part knowledge on basics of CMOS IC design at RF frequencies be familiar with the circuits used in RF front end in transceiver					
Module No.	th	itle of ne lodule	List of	f Topics				
Unit I	of	verview f RF ystems	Wireless Transmitter and Receiver Architecture – Heterodyne and SuperHeterodyne Systems - Basic concepts in RF design - units in RF Design, time variance - Effects of Nonlinearity: harmonic distortion, gain compression, cross modulation, intermodulation, cascaded nonlinear stages, AM/PM conversion - Characteristics of passive IC components at RF frequencies – interconnects, resistors, capacitors, inductors and transformers – Transmission lines. Noise – classical two- port noise theory, representation of noise in circuits					

Unit II		High frequency amplifier design	Types of amplifiers: Narrowband and Wideband Amplifiers - zeros as bandwidth enhancers, shunt-series amplifier, f T doublers, neutralization and unilateralization					
		Need for LNA	Friis' equation - Low noise amplifier design – LNA topologies: noise cancelling LNA topology, distortion cancelling LNA topology - linearity and large signal performance					
Unit IV		Need for Mixers	Noise and Linearity trade-off in RF Mixer design - traditional mixer circuits: multiplier-based mixers, subsampling mixers, diode-ring mixers - Noise Folding - Single-sideband and Double-sideband Noise Figure – Feedthrough: Single balanced and Double Balanced – IP3 and IP2 improvement - Oscillators and synthesizers – describing functions, resonators, negative resistance oscillators, synthesis with static moduli, synthesis with dithering moduli, combination synthesizers – phase noise considerations					
Unit V		RF power amplifiersClass A, AB, B, C, D, E and F amplifiers, modulation of power amplifiersamplifiers layout-General Layout Issues, Passive and Active						
Course Assessme nt		Theory : Continuous Evaluation 25% Mid Semester 25% End Semester 50%						
Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)								
1.	T.homas H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits", 2nd ed., Cambridge, UK: Cambridge University Press,2004.							
2.	B.Razav	B.Razavi, "RF Microelectronics", 2nd Ed., Prentice Hall, 1998.						
3.	A.A. Abidi, P.R. Gray, and R.G. Meyer, eds., "Integrated Circuits for Wireless Communications", New York: IEEE Press,1999.							
4.	R. Ludwig and P. Bretchko, "RF Circuit Design, Theory and Applications", Pearson,2000.							
5.	Mattuck,A., "Introduction to Analysis", Prentice-Hall,1998.							

Course Code		ECVM 526		Semester: (specify Odd/Even)		Session:		
Course Nam	VLSI Tec	VLSI Technology						
Credits		3			Contact Hours		3	
Faculty (Names)		Coordinator(s)						
		Teacher(s) (Alphabeticall y)						
Course Objectives		• To study the various techniques involved in the VLSI fabrication process.						
Module No.		le of the List of Topics dule						
to		oduction VLSI nology	Device scaling and Moore's law, basic device fabrication method alloy junction and planar process, Czochralski technique Characterization methods and wafer specifications, defects in S and GaAs.					
Diff		dation, Tusion ion- Dantation	stacki metho mecha distril	of oxidation and their kinematics, thin oxide growth models, ng faults, oxidation systems, Deposition process and ods, Diffusion in solids, Diffusion equation and diffusion anisms, ion implantation technology, ion implant outions, implantation damage and annealing, transient aced diffusion and rapid thermal processing				
thin		taxy and 1 film osition						
Unit IV Etc		etchar plasm		etching, selectivity, isotropy and etch bias, common wet nts, orientation dependent etching effects; Introduction to a technology, plasma etch mechanisms, selectivity and profile ol plasma etch chemistries for various films, plasma etch ns				
Unit V	Init V Lithography		Optical lithography contact/proximity and projection printing, resolution and depth of focus, resist processing methods and resolution enhancement, advanced lithography techniques for nanoscale pattering, immersion, EUV, electron, X-ray lithography.					
Course Assessme nt	The	Theory : Continuous Evaluation 25% Mid Semester 25% End Semester 50				r 25% End Semester 50%		

	Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)						
1.	James D. Plummer , "Silicon VLSI Technology: Fundamentals, Practice and Modelling", Pearson Education, 2000						
2.	Sze, S.M., "VLSI Technology", 4th Ed., Tata McGraw-Hill, 1999						
3.	C.Y. Chang and S.M.Sze, "ULSI Technology", McGraw Hill ,1996						
4.	Gandhi, S. K., "VLSI Fabrication Principles: Silicon and Gallium Arsenide", John Wiley and Sons, 2003.						
5.	Stephen A. Campbell, "The Science and Engineering of Microelectronic Fabrication", 2nd Edition, Oxford University Press 2001						

Course Code		ECVM	527	Semester:			Sessio	on ·	
		1001027		(specify Odd/Even))	Session .		
Course Nam	ne	VLSI S	Signal	Proc	cessing		<u>. </u>		
Credits		3				Contac Hours	t	3	
Faculty		Coord	inator	r(s)					
(Names)		Teach							
		(Alpha							
Course Objectives			intro pleme		-	for alte	ring ex	isting DSP structures to suit VLSI	
Module No.		le of dule	the	List	of Topics				
Systems, Pipelining an Parallel		DSP and g of	Introduction to DSP systems – Typical DSP algorithms, Data flow and Dependence graphs - critical path, Loop bound, iteration bound, Longest path matrix algorithm, Pipelining and Parallel processing of FIR filters, Pipelining and Parallel processing for low power.						
Unit II			ic	Retiming – definitions and properties, Unfolding – an algorithm for unfolding, properties of unfolding, sample period reduction and parallel processing application, Algorithmic strength reduction in filters and transforms – 2-parallel FIR filter, 2- parallel fast FIR filter, DCT architecture, rank-order filters, Odd- Even merge-sort architecture, parallel rank-order filters.					
Unit III	Pipelining and Parallel Processing of IIR Filters			Fast convolution – Cook-Toom algorithm, modified Cook-Toom algorithm, Pipelined and parallel recursive filters – Look-Ahead pipelining in first-order IIR filters, Look-Ahead pipelining with power- of-2 decomposition, Clustered look-ahead pipelining, Parallel processing of IIR filters, combined pipelining and parallel processing of IIR filters.					
Unit IV	Unit IV Bit-Level Arithmetic Architectures		Bit-level arithmetic architectures – parallel multipliers with sign extension, parallel carry-ripple and carry-save multipliers, Design of Lyon"s bit-serial multipliers using Horner"s rule, bit-serial FIR filter, CSD representation, CSD multiplication using Horner"s rule for precision improvement, Distributed Arithmetic fundamentals and FIR filters						
Unit V	Wave and Asynchronous Pipelining		Numerical strength reduction – sub expression elimination, multiple constant multiplication, iterative matching, synchronous pipelining and clocking styles, clock skew in edge-triggered single phase clocking, two-phase clocking, wave pipelining. Asynchronous pipelining bundled data versus dual rail protocol.						
Course Assessme	Cor	itinuou	s Eval	uatio	n 25% Mid	Semeste	r 25% I	End Semester 50%	

nt							
Rec	Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc.						
(Te	(Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)						
1.	Keshab K. Parhi, "VLSI Digital Signal Processing Systems, Design and implementation ", Wiley, Interscience, 2007.						
2.	U. Meyer – Baese, "Digital Signal Processing with Field Programmable Gate Arrays", Springer, 2nd Edition, 2004.						

Course Code		ECVM 5	28	9	Semester:		Session :		
					(specify Odd/Even)				
Cour	rse Nam	ne	Blockcl	nain D	esign	and Use (Cases		
Cred	lits		3				Contac Hours	t	3
Facu	-		Coordin	-	5)				
(Nan			Teacher (Alphab		y)				
Cour Obje	rse ectives		• This	cours	e prov	vides an ov	erview o	f Block	chain and its application
Mod No.	lule	Tit Mo	le of dule	the	List	of Topics			
Unit	: I	Introduction			Blockchain Components and Concepts, Smart Contracts. Overview of the current financial system and its drawbacks. Advantages of Blockchain as an alternate financial system.				
Unit	: II	Bas cry	ics ptocurre	of ncies	Cryptography, Hash Functions, Public Key Cryptography and Digital Signature.				
Unit	III		coin Idamenta	als	Bitcoin's block structure, Consensus and mining processes in Bitcoin Bitcoin Trading, Scripting language in Bitcoin.				
Unit	Unit IV Permissioned Blockchain		ed	Permissioned Blockchain Architecture, RAFT Consensus, Byzantine General Problem, Practical Byzantine Fault Tolerance.					
		Application of Blockchain		Key Frameworks and Tools, Membership and Identity Management, Hyper ledger composer, Blockchain's implications on Traditional Business,Practical use-cases of Blockchain in Finance, Industry and Governance.					
CourseContinuous EvalAssessment			Evalua	ation 25% Mid Semester 25% End Semester 50%					
	Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication								
	 etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format) Melanie Swan, "Blockchain: Blueprint for a New Economy", O'Reilly Media, Inc., 2015 								
2	Andreas	s M.	Antono	poulo	s, "Ma	-		-	ng Digital Cryptocurrencies",

Course Code		ECVM 570		Semester: (specify Odd/Even)		Session :	
Course Nam	e	Low Power	Desig	n Techniqu	ies		
Credits		3			Contact Hours	:	3
Faculty		Coordinato	r(s)				
(Names)		Teacher(s) (Alphabetic	cally)				
Course Objectives				•	-		analysis and circuit, logic level tures& systems.
Module No.	Titl Mo	e of the dule	List o	f Topics			
Unit I Introduction & Simulation power analysis		ulation	Need for low power VLSI chips, sources of power dissipation Device & technology impact on low power, impact of technology scaling, technology & device innovation, Power estimation, SPICE circuit simulators, gate level logic simulation, capacitive power estimation, static power, gate level capacitance estimation, architecture level analysis, Monte-Carlo simulation				
Unit II	ром		Random logic signals, probability & frequency, probabilistic power analysis techniques, signal entropy, low power design, Power consumption in circuits, Flip-Flops & Latches design, hig capacitance nodes, low power digital cells library, Gat reorganization, signal gating, logic encoding, state machine encoding, pre-computation logic.				opy, low power design, Power Flops & Latches design, high er digital cells library, Gate
Unit III		y power nitecture & æms	Power & performance management, switching activity reduction parallel architecture with voltage reduction, flow transformation, low power arithmetic components, low memory design			oltage reduction, flow graph	
Unit IV	Low power clock distribution		Power dissipation in clock distribution, single driver vs distribut buffers, zero skew vs tolerable skew, chip & package co-desi technique of clock network.				
Unit V	Algorithm & architectural level methodologies		Introduction, design flow, algorithmic level analysis & optimization, architectural level estimation & synthesis				S .
Course Assessme nt	Con	tinuous Evalı	uation	25% Mid Se	mester 2	5% End	l Semester 50%
Recommend	led	Reading mat	terial:	Author(s),	Title, Edi	tion, Pı	ublisher, Year of Publication etc.

(Te	(Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)						
1.	1.Kaushik Roy, Sharat Prasad, Low-Power CMOS VLSI Circuit Design, Wiley, 2000						
2.	Gary K. Yeap, Practical Low Power Digital VLSI Design, KAP, 2002						
3.	Rabaey, Pedram, Low power design methodologies, Kluwer Academic, 1997						

Course Code	(specify		Semester: (specify Odd/Even)		Sessio	n :
Course Name	Mapping Sign	nal P	rocessing A	Algorithr	ns on D	SP Architectures
Credits	3			Contact Hours	-	3
Faculty	Coordinator(5)				
(Names)	Teacher(s) (Alphabetical	ly)				
Course Objectives	 To analyze the algorithms, and mapping them to DSP architectures for certain kinds of operations. To provide the fundamental bounds on performance, mapping to dedicated and custom resource shared architectures. 					
Module No.	Title of the List of Topics Module					
Unit I	Introduction to DSP Systems and Algorithms Digital systems, DSP, computer architecture, DSP computing algorithms, Direct Computing DFT, FFT, Gortzel.					
Unit II	Firmware Development versus Architecture	dev arc Sim	velopment hitecture a	platform nd vice	s, C co versa,	puter architecture, DSP ompiler, Impact of C on Extensions to C, DSP-C, ram verification, Debug and
Unit III	DSP Classification and Benchmarkin g	pov per	ver, code	density Comparis	7, Imp on of e	EEMBC, More than MIPS: act of architecture on xample architectures (ADI,
Unit IV	Low power clock distribution	Firi	-			n, Communication channels, ms, Debug and Emulation
Unit V	Multi-core DSP designTrend: towards higher performance. Trend: merge microcontrollers with DSPs. Trend: time-to-market: do we need floating point, C hardware.					
Course Assessment						
	-					ition, Publisher, Year of s, Websites etc. in the IEEE

1.	J.G.Ackenhausen, Real-Time Signal Processing Design and Implementation of Signal Processing Systems, IEEE Press+Prentice Hall, 2000.
2.	V.K.Madisetti, VLSI Digital Signal Processors: An Introduction to Rapid Prototyping and Design Synthesis, IEEE Press+Butterworth-Heinemann, 1998
3.	J. Proakis, D. Manolakis, Digital Signal Processing: Principles, Algorithms and Applications, Fourth edition, 2006, Prentice-Hall.
4.	K.J.Ray Liu and K.Yao, High Performance VLSI Signal Processing: Systems Design and application, Vol. 2, 1998, IEEE Press.

Course Code		ECVM 572		Semester: (specify Odd/Even)		Session :			
Course Name		:	MOS Devi	ces Mod	lelling and Ch	aracteriz	zation		
Cred	lits		3			Contact	Hours	3	
Facu	-		Coordinat	or(s)					
(Nar	nes)		Teacher(s (Alphabet)	-					
Cour Obje	rse ectives		-		inderstanding se are inheren	-		delling and characterization of ts.	
Mod	ule No.		itle of the odule	List of	Topics				
Unit	I		asic oncepts	Energy band diagram of Metal-Oxide-Semiconductor contacts, Mode of Operations: Accumulation, Depletion, Midgap, and Inversion, 1D Electrostatics of MOS, Depletion Approximation, Accurate Solution of Poisson's Equation.					
Unit	Unit II Bias Conditions			CV characteristics of MOS, LFCV and HFCV, Non-idealities in MOS, oxide fixed charges, interfacial charges. Threshold voltage capacitance voltage relation, The three terminal MOS structure, effect of body bias on surface conditions, Threshold voltage with body bias.					
Unit III		М	invers model		e four terminal Metal Oxide Semiconductor transistor, strong version, moderate inversion and weak inversion current, voltage odels, Effective mobility, Effect of source and drain series resistance, mperature effects, Break down.				
Unit	IV		nall signal odels	Ebers-Moll model; charge control model; small-signal models for low and high frequency and switching characteristics					
Unit V		ch	channel chan effects lowe Velo DC		Short channel and thin oxide effects, carrier velocity saturation, channel length modulation, charge sharing, Drain Induced barrier lowering, punch through, Hot carrier effects, Impact ionization, Velocity overshoot, Ballistic operation, Quantum Mechanical effects, DC gate current, Junction leakage, Band to band tunneling, Gate Induced Drain Leakage (GIDL), MOSFET scaling				
	CourseContinuous EAssessmentE			valuatic	on 25% Mid Se	mester 25	5% End S	Semester 50%	
	Recommended Reading m (Text books, Reference Book							lisher, Year of Publication etc. EIEEE format)	
1.	S. M. Sze,	M. Sze, Physics of Semiconductor Devices, (2e), Wiley Eastern, 1981.							
2.	Yuan Taur&Tak H Ning, <i>Fundamentals of Modern VLSI Devices</i> , Cambridge University Press, 2013.								
3.	Y. Tsivid	is&	Colin McAı	ndrew, 7	The MOS Trans	<i>istor</i> , 3rd	Edition,	Oxford University Press, 2013.	

4.	Y. P. Tsividis, Operation and Modelling of the MOS Transistor, McGraw-Hill, 1987.
5.	E. Takeda, Hot-carrier Effects in MOS Trasistors, Academic Press, 1995.

Course	ECVM 573	Semes	tori	Sessio	on:		
Code		(speci		362210	J 11.		
		Odd/E	-				
Course Name	Mixed Signa	al IC Design	ı 				
Credits	3		Contae Hours		3		
Faculty	Coordinator	·(s)					
(Names)	Teacher(s) (Alphabetic						
Course			-	-	nal IC Designs.		
Objectives			esign and pe	erforma	nce measures concept of mixed		
Module No.	signal IC of Title of	List of Tor	nics				
Fibulic noi	the	2150 01 101					
	Module						
Unit I	Basic Concepts	Introduction to analog VLSI and mixed signal issues in CMOS Technologies, MOS transistor: Introduction, Short channel effects, current source and current mirror, Common-Source Amplifier, Source-Follower, Source Degenerated Current Mirrors, cascode Current Mirrors, MOS Differential Pair and Gain Stage, active load, C- MOS circuit.					
Unit II	Sampling	distortion in sample injection circuits, sy specification offset, dyn	in sampling, and hold c and noise, vitched capa ons of data	sample circuit, introdu acitor s a conve	ties in sampling, noise and cand hold circuits, timing issues bootstrapping systems, charge action to switched capacitor ample and hold circuits, static erters, accuracy, nonlinearity, s, SNR, SFDR, ENOB, dynamic		
Unit III	Data converters	range. D/A and A/D converters: Introduction A/D and D/A, Various type of A/D converter, ADCs, ramp, tracking, dual slope, successive approximation and flash types, Multi-stage flash type ADCs, Signal-to-Noise Ratio (SNR), Clock Jitter and A Tool: The Spectral Density, Improving SNR using Averaging, Linearity Requirements, Adding a Noise Dither, Jitter, and Anti-Aliasing Filter, Using Feedback to Improve SNR. Passive Noise-Shaping - Signal-to-Noise Ratio and Decimating and Filtering the Modulator's Output, Offset, Matching, and Linearity. Improving SNR and Linearity - Second-Order Passive Noise-Shaping and Passive, Noise-Shaping Using Switched-Capacitors, Increasing SNR using K-Paths and Improving Linearity Using an Active Circuit.					
Unit IV	Noise-	First-Orde	· Noise Shaj	ping - M	Iodulation Noise in First-Order		
	Shaping			-	zation Noise in a First-Order		
	Data	Modulator	ulator, and Decimating and Filtering the Output of a NS				

		Converter	Madulator Dattorn Noice from DC Innuts (Limit Curle			
		Converter	Modulator, Pattern Noise from DC Inputs (Limit Cycle			
			Oscillations), Integrator and Forward Modulator Gain,			
			Comparator Gain, Offset, Noise, and Hysteresis, and, Op-Amp			
			Gain (Integrator Leakage)			
			Op-Amp: Settling Time, Offset, Op-Amp Input-Referred Noise,			
			and Practical Implementation of the First-Order NS			
			Modulator, Second-Order Noise Shaping, Second-Order			
			Modulator Topology, Integrator Gain, and Selecting			
			Modulator (Integrator) Gains.			
			Noise–Shaping Topologies – Higher–Order Modulators,			
			Filtering the Output of an M th –Order NS Modulator,			
			Implementing Higher–Order, Single–Stage Modulators, Multi–			
			Bit Modulators, and Error Feedback			
Uni	t V	Band pass	Continuous–Time Band pass Noise–Shaping – Passive–			
		and High-	Component Band pass Modulators, Active–Component Band			
		Speed Data	pass Modulators, and Modulators for Conversion at Radio			
		Converters	Frequencies, Cascaded Modulators, Switched Capacitor Band			
			pass Noise–Shaping – Switched–Capacitor Resonators, Second			
			Order Modulators, Fourth–Order Modulators, and Digital I/Q			
			Extraction to Baseband, Topology of a high-speed data			
			converter – Clock Signals, Implementation, Filtering,			
			Discussion, and Understanding the Clock Signals.			
Cou	ırse	Continuous	Evaluation 25% Mid Semester 25% End Semester 50%			
Ass	essment					
Rec	commend	ed Reading	material: Author(s), Title, Edition, Publisher, Year of			
Pub	lication et	tc. (Text book	s, Reference Books, Journals, Reports, Websites etc. in the IEEE			
form	nat)	-	-			
1.	Baker, R.	Jacob, "CMOS	: mixed-signal circuit design", john Wiley &Sons, 2008.			
			grated Analog-to-Digital and Digital-to-Analog Converters, 2nd			
2.		Springer, 2007				
		· · ·	ntegrated Analog-to-Digital and Digital-to-Analog Converters",			
3. 2nd Edition, Springer, 2007						
4.						
	4. M. J. M. Pelgrom, "Analog-to-Digital Conversion", Springer, 2010					

Course Code		ECVM 574		Semester: (specify Odd/Even)		Session :		
Course Name		High Speed System (Board level) Design- (includes PCB design, thermal management, power supply)						
Credits		3			Contact	Contact Hours 3		
Faculty (Names)		Coordinator(s)						
		Teacher(s) (Alphabetically)						
Course Objectives		 To address the mechanical aspect of PCB design and to aid in understanding the design issues, manufacturing processes. To expose the state of art technology in PCB design and manufacturing. 						
ModuleTitle of theNo.Module		List of Topics						
Unit I	Unit I Transmission line theory (basics)		crosstalk and non-ideal effects; signal integrity: impact of packages, vias, traces, connectors; non-ideal return current paths, high frequency power delivery, simultaneous switching noise; system-level timing analysis and budgeting; methodologies for design of high speed buses; radiated emissions and minimizing system noise; Practical aspects of measurement at high frequencies; high speed oscilloscopes and logic analyzers					

Unit II		Printed Circuit Board	Anatomy, CAD tools for PCB design, Standard fabrication, Microvia Boards. Board Assembly: Surface Mount Technology, Through Hole Technology, Process Control and Design challenges. Thermal Management, Heat transfer fundamentals, Thermal conductivity and resistance, Conduction, convection and radiation Cooling requirements.				
Unit III		IC Assembly	Purpose, Requirements, Technologies, Wire bonding, Tape Automated Bonding, Flip Chip, Wafer Level Packaging, reliability, wafer level burn – in and test.Single chip packaging: functions, types, materials processes, properties, characteristics, trends.Multi chip packaging: types, design, comparison, trends. Passives: discrete, integrated, embedded –encapsulation and sealing: fundamentals, requirements, materials, processes				
Unit IV		Real-Time Characteristic s	Interconnect Capacitance, Resistance and Inductance fundamentals; Transmission Lines, Clock Distribution, Noise Sources, power Distribution, signal distribution, EMI, Digital and RF Issues. Processing Technologies, Thin Film deposition, Patterning, Metal to Metal joining				
Unit V		Reliability	Basic concepts, Environmental interactions. Thermal mismatch and fatigue failures thermo mechanically induced electrically induced chemically induced. Electrical Testing: System level electrical testing, Interconnection tests, Active Circuit Testing, Design for Testability				
Course Assessme nt		Continuous Evaluation 25% Mid Semester 25% End Semester 50%					
Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)							
1.	Tumm	mmala, Rao R., "Fundamentals of Microsystems Packaging", McGraw Hill, 2001					
2.		ward Johnson , Martin Graham, "High Speed Digital Design: A Handbook of Black Magic", ntice Hall, 1993					
3.		phen H. Hall, Garrett W. Hall, James A. McCal , "High-Speed Digital System Design: A ndbook of Interconnect Theory and Design Practices",Wiley-IEEE Press, 2000					
4.	Tumm	nala, Rao R, "Microelectronics packaging handbook", McGraw Hill, 2008.					
5.	Bossh	Bosshart, "Printed Circuit Boards Design and Technology", Tata McGraw Hill, 1988.					