Scheme and Syllabus of M. Tech. ECE (VLSI) (2024-2025 onwards)



Offered by:

Department of Electronics & Communication Engineering

NATIONAL INSTITUTE OF TECHNOLOGY DELHI Delhi-110036

(An autonomous Institute under the aegis of Ministry of Education, Govt. of India)

^{*}Approved in the 3rd Meeting of Board of Studies of the Dept. of ECE, held on February 23, 2024 and in line with the recommendation of the Honourable Senate in the 17th Senate Meeting held on May 30, 2024.

Department of Electronics and Communications Engineering National Institute of Technology Delhi

1.1 About the Department

Welcome to the Department of Electronic and Communication Engineering (ECE), National Institute of Technology Delhi. It was established in 2010, immediately with the beginning of the Institute under the aegis of the Ministry of Human Resource and Development (MHRD), Govt. of India. Currently, Department is offering one Undergraduate Program as B. Tech (ECE) and two Postgraduate programs as M. Tech. ECE and M. Tech. ECE (VLSI). The Department also offers Ph.D. and Post-Doctoral Fellowship (PDF) Programme in relevant areas. It has excellent laboratories and research facilities in electronic devices and circuits, electronic measurement and instrumentation, microprocessor and microcontroller, microwave and antenna design, optical fiber communication and optical device, multimedia, and advanced communication and VLSI design automation and simulation laboratory. The Department has received projects, grants, and fellowships from the Ministry of Electronics and Information Technology (MeitY), the Department of Science and Technology (DST)-SERB, and other funding agencies. The Department has active collaborations with academic & research institutes in India and abroad.

The Department of ECE has a blend of young as well as experienced dynamic faculty members and is committed to providing quality education and research in the field. Faculty members of the department have excellent academic & research credentials and published numerous peer-reviewed journal articles/ papers, Books, Book Chapters, etc. in the diversified field and have adequate experience in advanced research. The department of ECE provides a creative learning environment to the students for excellence in technical education. Here the students learn to face the challenges related to emerging technologies in electronics and communication engineering. The department of ECE promotes a self-learning attitude, entrepreneurial skills, and professional ethics. The department hopes to achieve the national goals and objectives of industrialization and self-reliance. As a result, it hopes to produce post graduates with strong academic and practical backgrounds so that they can fit into the academia, research and industry.

1.2 Vision

Create an educational environment to prepare the students to meet the challenges of the modern electronics and communication industry through state of art technical knowledge and innovative approaches beneficial to society.

1.3 Mission

- To promote teaching and learning by engaging in innovative research and by offering state-of- the-art undergraduate, postgraduate, and doctoral programs.
- To cultivate an entrepreneurial environment and industry interaction leading to the emergence of creators, innovators, and leaders.
- To promote co-curricular and extra-curricular activities for the overall personality development of the students.
- Building of responsible citizens through awareness and acceptance of ethical values

M. Tech. in Electronics and Communication Engineering (VLSI Design)

2.1 Preamble

M. Tech. ECE (VLSI) program offered at NIT Delhi is designed to equip the students with a unique blend of skill sets that include:

- Strong theoretical and experimental foundation
- Predominantly experiment oriented approach with access to well-equipped and specialized laboratories, and supervised internship/ Thesis work.
- Hands-on technical training
- Life skills orientation
- Hard and soft skills
- Business perspective, along with emphasis on innovation and entrepreneurship

2.2 Salient Features:

- Minimum Credits requirements for completion of M. Tech ECE (VLSI) program is 80.
- The Curriculum is based on the guidelines of National Education Policy (NEP) 2020.
- The curriculum has embedded the Multi Exit/ Multi Entry in the M. Tech program.
- The curriculum is designed to meet the prevailing and ongoing industrial requirements.
- The curriculum includes Project based Education with adequate exposure for Thesis work.
- The curriculum is flexible and offers adequate Choice of Electives (Program Elective Courses).
- The curriculum inherits the Value based Education aims the Holistic Development of the students.
- The Curriculum offers Digital Pedagogy & Flipped Learning with adequate motivation for Entrepreneurship/ Start-ups.

2.3 Cardinal Mention

Students exiting after completing 1^{st} Year will be awarded Post Graduate Diploma in ECE (VLSI) respectively. A minimum Credit requirement for Post Graduate Diploma is 40 Credits

2.4 Program Educational Objectives (PEOs)

| PEO-1 | To be technically competent in the design, development, and implementation of |
|-------|--|
| | VLSI circuits and systems to solve complex problems in the domain of electronics |
| | and communication. |
| PEO-2 | Students shall be competent in adapting to new technologies for designing |
| | and implementation as well as lead research in order to achieve excellence |
| | in their professional career. |
| PEO-3 | Enfold the capability to expand horizons beyond engineering for creativity, |
| | innovation and entrepreneurship. |
| PEO-4 | Acquire competence and ethics for social and environmental sustainability with a |
| | focus on the welfare of humankind. |


2.5 Program Outcomes (POs)

| PO-1 | Apply the knowledge of science, mathematics, and engineering principles for a problem-solving attitude and to acquire sound knowledge in the area of the VLSI domain. |
|------|---|
| PO-2 | To design and analyze complex electronic circuits, using appropriate analytical methods as well as front-end and backend tools including prediction and modelling with an understanding of the limitations. |
| PO-3 | An ability to independently carry out research /investigation and development work to solve practical problems and have the preparedness for lifelong learning. |
| P0-4 | Ability to design and conduct experiments, as well as to analyse and interpret data, and synthesis of information. |
| PO-5 | To comprehend and write effective reports and design documentation by adhering to appropriate standards and making effective presentations. |
| P0-6 | Students will have a clear understanding of professional and ethical responsibility. |

2.6 Program Specific Objectives (PSOs)

| PSO | -1 | Enable students to get deep knowledge in the domain of VLSI Design and be able to solve complex problems in the field of Electronics and Communication Engineering. |
|--------|----|---|
| PSO -2 | | Enable students to carry out research work in emerging technologies and to pursue career in higher studies and research. |

3.1 Credit Distribution




3.2 Semester wise Credit Structure

| | Credits | | | | | | | | | |
|--------|-----------------------------|-----------------|---|----------|----------|-------|--|--|--|--|
| S. No. | Category of Courses | 1 st | 1 st Year 2 nd Year | | | Total | | | | |
| | | Semester I | Semester | Semester | Semester | | | | | |
| | | | II | III | IV | | | | | |
| 1. | Program Core | 9 | 3 | - | - | 12 | | | | |
| 2. | Program Electives | 6 | 6 | - | - | 12 | | | | |
| 3. | Program Labs | Program Labs 3 | | - | - | 9 | | | | |
| 4. | Independent Study & Seminar | 2 | 2 | - | - | 4 | | | | |
| 5. | Project/Dissertation | - | 3 | 20 | 20 | 43 | | | | |
| | Total | 20 | 20 | 20 | 20 | 80 | | | | |

Minimum Credits Required for Award of Degree = 80

3.3 Credit Distribution (in %)



| Course Coding Pattern | | | | | | |
|-----------------------|-------------------------------|-----------------------------|--|--|--|--|
| Semester | M. Tech in ECE | M. Tech in ECE (VLSI Design | | | | |
| | Departmental Core Courses (| Theory) | | | | |
| Autumn Semester | ECEM (5/6)0x | ECVM (5/6)0x | | | | |
| | (onwards) | (onwards) | | | | |
| Spring Semester | ECEM (5/6)5x | ECVM (5/6)5x | | | | |
| | (onwards) | (onwards) | | | | |
| | Departmental Elective Courses | (Theory) | | | | |
| Autumn Semester | ECEM (5/6)2x | ECVM (5/6)2x | | | | |
| | (onwards) | (onwards) | | | | |
| Spring Semester | ECEM (5/6)7x | ECVM (5/6)7x | | | | |
| | (onwards) | (onwards) | | | | |
| | | | | | | |

Numeric for 1^{st} year = 5; Numeric for 2^{nd} year = 6;

Teaching Scheme for M. Tech in Electronics and Communication Engineering (VLSI Design)

| | Semester I | | | | | | | | |
|-------------|---|-----------------|---|----|---------|--|--|--|--|
| Course Code | Course Title | L | Т | P | Credits | | | | |
| ECVM 5xx | Core - I | 3 | 0 | 3 | | | | | |
| ECVM 5xx | Core - II | Core - II 3 0 0 | | | | | | | |
| ECVM 5xx | Core -III | 3 0 0 | | | | | | | |
| ECVM 5xx | Elective-I | 3 0 0 | | | | | | | |
| ECVM 5xx | Elective-II | | | | | | | | |
| ECVM 5xx | Lab - I | 0 | 0 | 6 | 3 | | | | |
| ECVM 507 | Independent Study and Seminar | 0 | 0 | 4 | 2 | | | | |
| | Total Credits | 15 | 0 | 10 | 20 | | | | |
| | Semester II | | | | | | | | |
| Course Code | Course Title | L | Т | P | Credit | | | | |
| ECVM 5xx | Core IV | 3 | 0 | 0 | 3 | | | | |
| ECVM 5xx | Elective-III | 3 | 0 | 0 | 3 | | | | |
| ECVM 5xx | Elective-IV | 3 | 0 | 0 | 3 | | | | |
| ECVM 5xx | Lab - II | 0 | 6 | 3 | | | | | |
| ECVM 5xx | Lab - III | 0 | 0 | 6 | 3 | | | | |
| ECVM 557 | Independent Study and Seminar | 0 | 0 | 4 | 2 | | | | |
| ECVM 558 | Minor Project | 0 | 0 | 6 | 3 | | | | |
| | Total Credits | 9 | 0 | 22 | 20 | | | | |
| | Semester III | | | | | | | | |
| Course Code | Course Title | L | Т | P | Credit | | | | |
| ECVM 604 | Dissertation I | 0 | 0 | 32 | 16 | | | | |
| ECVM 602 | MOOCs Course – I/ Independent Study Course - I | 3 | 0 | 0 | 3 | | | | |
| ECVM 603 | Seminar - I | 0 | 0 | 2 | 1 | | | | |
| | Total Credits | 3 | 0 | 34 | 20 | | | | |
| | Semester IV | | | | | | | | |
| Course Code | Course Title | L | Т | P | Credit | | | | |
| ECVM 654 | Dissertation II | 0 | 0 | 32 | 16 | | | | |
| ECVM 652 | MOOCs Course – II/ Independent Study Course - II | 3 | 3 | | | | | | |
| ECVM 653 | Seminar - II | 0 | 0 | 2 | 1 | | | | |
| | Total Credits | 3 | 0 | 34 | 20 | | | | |

Special Note for Selection of Massive Open Online Courses (MOOCs)/ Independent Study Courses

- Students are encouraged to take the above-mentioned MOOCs courses in their 3rd and 4th semesters preferably. The MOOCs courses can only be decided by the students in consultation with the Convener, DPGC (ECE) and HoD (ECE) and should be in allied/relevant area of VLSI or related to the list of elective courses provided in the scheme.
- However, students willing to take those above MOOCs courses during their 1st and 2nd semester are also allowed but their evaluation and marks to be credited during their 3rd and 4th semesters respectively as indicated above.
- If a student completes a MOOC course and submits the evaluation result by the end of 3rd and 4th semester respectively, the they will be exempted from appearing for the Institute examination in the respective Independent Study Course I (in the 3rd semester) and Independent Study Course II (in the 4th semester).
- A student failing to complete the MOOC courses will have to choose an Independent Study course-I (in the 3rd semester) and Independent Study Course II (in the 4th semester), (from the list of elective courses and also which is not running in that semester/ previously not studied by the concern student), have to complete (as per the Institute's procedure) the self-study and examinations as per the Institute's rules and regulations.

List of Core Subjects

| S. No. | Course Code | Course Title | L | Т | P | Credits | Core Applicability |
|-----------|-------------|------------------------------------|---|---|---|---------|--------------------------------|
| 1. | ECVM 501 | Semiconductor Devices | 3 | 0 | 0 | 3 | Core I + Core II + Core III |
| 2. | ECVM 502 | Digital IC Design | 3 | 0 | 0 | 3 | II + Core III |
| 3. | ECVM 503 | Analog IC Design | 3 | 0 | 0 | 3 | |
| 4. | ECVM 551 | System-on-Programmable Chip Design | 3 | 0 | 0 | 3 | Core IV |

List of Laboratory Subjects

| S. No. | Course Code | Course Title | L | Т | P | Credits | Lab Applicability |
|--------|-------------|--|---|---|---|---------|----------------------|
| 1. | ECVM 505 | Analog and Digital Design Laboratory | 0 | 0 | 6 | 3 | Lab I |
| 2. | ECVM 554 | High level Design Laboratory | 0 | 0 | 6 | 3 | Lab II + |
| 3. | ECVM 555 | System-on-Programmable Chip Design Lab | 0 | 0 | 6 | 3 | Lab III |

List of Elective Subjects

| S. No. | Course Code | Course Title | L | T | P | Credits | Elective Applicability |
|--------|----------------|---|-------------------------|---|---|---------|-------------------------------|
| 1. | ECVM 520 | Real Time Signal Processing Systems | 3 | 0 | 0 | 3 | Elective I + Elective II |
| 2. | ECVM 521 | VLSI Systems Design | 3 | 0 | 0 | 3 | |
| 3. | ECVM 522 | Embedded Systems & RTOS | 3 | 0 | 0 | 3 | |
| 4. | ECVM 523 | Architectural Design of IC's | 3 | 0 | 0 | 3 | |
| 5. | ECVM 524 | VLSI Testing | 3 | 0 | 0 | 3 | |
| 6. | ECVM 525 | RF IC Design | 3 | 0 | 0 | 3 | |
| 7. | ECVM 526 | VLSI Technology | VLSI Technology 3 0 0 3 | | | | |
| 8. | ECVM 527 | VLSI Signal Processing | 3 | 0 | 0 | 3 | |
| 9. | ECVM 528 | Block chain Design and Use Cases | 3 | 0 | 0 | 3 | |
| 10. | ECVM 570 | Low Power Design Techniques | 3 | 0 | 0 | 3 | Elective III + Elective IV |
| 11. | ECVM 571 | ECVM 571 Mapping Signal Processing Algorithm on 3 0 0 DSP Architectures | | | | | |
| 12. | ECVM 572 | MOS Devices Modelling and Characterization | 3 | 0 | 0 | 3 | |
| 13. | ECVM 573 | Mixed Signal IC Design | 3 | 0 | 0 | 3 | |
| 14. | ECVM 574 | High Speed System Design (Board level) | 3 | 0 | 0 | 3 | |
| 15. | ECVM 575 | Advanced Digital System Design | 3 | 0 | 0 | 3 | |

Curriculum in Detail (Core Courses)

| Course Code | | ECVM 50 | 1 | Semester: Odd (Specify Odd/Even) | | Semest | ter: I Session: Autumn |
|-------------------------------------|-------------------------------------|--------------------------|--|-------------------------------------|---|---------------------------------|---|
| Course Name | | Semicondu | ictor Dev | ices | | | |
| Credits | | 3 | | | Contact | Hours | 3 |
| Faculty | | Coordinate | or(s) | | | | |
| (Names) | | Teacher(s) (Alphabeti | | | | | |
| Course Objectives | | | | | | | f electronic devices and to train rtant applications. |
| Module No. | | itle of the Iodule | List of T | opics | | | |
| Unit I | Unit I Basic Semiconduc tor Physics | | | vell- Boltzma sms, - drift, | ann and l diffusion, er lifetime | Fermi-Di thermio | ty of states, distribution statistics irac, doping, carrier transport onic emission, and tunnelling; abination mechanisms – SHR, |
| Unit II | Jı | unctions | DC mod transient model; r | lel, charge co conditions, c | ontrol mod apacitance aductor jui | del, I-V model, nctions – | ion – forward and reverse bias, characteristic, steady-state and reverse-bias breakdown, SPICE – fabrication, Schottky barriers, teristics. |
| Unit III MOS Capacitors and MOSFETs | | | The MOS capacitor – fabrication, surface charge –accumulation, depletion, inversion, threshold voltage, C-V characteristics – low and high frequency; the MOSFET – fabrication, operation, gradual channel approximation, simple charge control model (SCCM), Pao-Sah and Schichman – Hodges models, I-V characteristic, second-order effects – Velocity saturation, short-channel effects, charge sharing model, hot-carrier effects, gate tunnelling; sub-threshold operation – drain induced barrier lowering (DIBL) effect, unified charge control model (UCCM), SPICE level 1, 2, and 3, and Berkeley short-channel IGFET model (BSIM). | | | | |
| | | | | | | | |

| Uni | t IV | MOSFETs and HEMTs | MESFETs –fabrication, basic operation, Shockley and velocity saturation models, I-V characteristics, high-frequency response, backgating effect, SPICE model; HEMTs – fabrication, modulation (delta) doping, analysis of III-V heterojunctions, charge control, I-V characteristics, SPICE model. | | | | |
|-----|---|----------------------|--|--|--|--|--|
| Uni | t V | BJTs and HBTs | BJTs – fabrication, basic operation, minority carrier distributions and terminal currents, I-V characteristic, switching, second-order effects – base narrowing, avalanche multiplication, high injection, emitter crowding, Kirk effect, etc.; breakdown, high-frequency response, Gummel Poon model, SPICE model; HBTs: - fabrication, basic operation, technological aspects, I-V characteristics, SPICE model. | | | | |
| Cou | essment | Continuous E | valuation 25% Mid Semester 25% End Semester 50% | | | | |
| | | 0 | terial: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text mals, Reports, Websites etc. in the IEEE format) | | | | |
| 1. | Ben G. Streetman, Solid State Electronic Devices, Prentice Hall, 1997. | | | | | | |
| 2. | Richard S. Muller and Theodore I. Kamins, Device Electronics for Integrated Circuits, John Wiley, 1986. | | | | | | |
| 3. | S.M. Sze and Kwok K. Ng, Physics of Semiconductor Devices, 3rd edition, John-Wiley, 2006. | | | | | | |
| 4. | Donald N | Veamen, An Int | roduction to Semiconductor Devices, McGraw-Hill Education, 2005. | | | | |

| Course Code | | | | | | Semester: I Session: Autumn Odd | |
|----------------------|------------------------------|---------------------------------------|---|--------------------------------|--|---------------------------------------|--------------------------------|
| Course Name | DIC | GITAL IC DE | ESIGN | | | | |
| Credits | 3 | | | | Contact Hours | 3 | |
| Faculty (Name: | s) | Coordinat | or(s) | | | | |
| | | Teacher(s (Alphabet | | | | | |
| Course Objecti | ves | | | | vel design of all dig e, speed and powe | - | g blocks and learn all ion. |
| Course Outcom | ies | | | | | | Cognitive Levels |
| CO1 | | | | | natical methods s of CMOS digital c | | Understanding (Level II) |
| CO2 | | CMOS comfunctions a | e to create models of moderately sized static nbinational circuits that realize specified digital and to optimize combinational circuit delay using nodels and logical effort | | | | Analyzing |
| CO3 | | To be able and comp including f | are the | tradeoff | | | |
| CO4 | | To be able SRAM cell. | | Analyzing (Level IV) | | | |
| | Title Modu | | List of To | opics | | | |
| | | iples and S | Transisto Characte | or Seconda | ic Conditions, MOS tic and Dynamic parameters, Stick | | |
| | | oinational Circuits | complex | _ | its, Logical effort of complex gates, | | |
| III | Sequential Logic Circuits | | | | d Registers, Timing | | |
| | _ | timed cir synchron | 'iming classification of digital systems, Synchronous Design, Self imed circuit design, Synchronizers and arbiters, Clock synthesis ynchronization using PLL, Distributed clocking using DLLs, Men ore and Peripheral Circuitry. | | | | |
| Course Assessment | Conti | nuous Evalı | ation 259 | % Mid Sen | nester 25% End Se | emester 50% | 6 |

| | ommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text ks, Reference Books, Journals, Reports, Websites etc. in the IEEE format) |
|----|---|
| 1. | Jan Rabaey, AnanthaChandrakasan, B Nikolic, "Digital Integrated Circuits: A Design Perspective", Prentice Hall of India, 2nd Edition, Feb 2003 |
| 2. | N.Weste, K. Eshraghian, " Principles of CMOS VLSI Design", Addision Wesley, 2nd Edition, 1993 |
| 3. | K.Martin - Digital integrated circuit design |
| 4. | J.Kuo and J.Lou - Low voltage CMOS VLSI circuits |
| 5. | M J Smith, "Application Specific Integrated Circuits", Addisson Wesley, 1997 |
| 6. | Sung-Mo Kang & Yusuf Leblebici, "CMOS Digital Integrated Circuits Analysis and Design", McGraw-Hill, 1998. |

| Course Code | | ECVM 503 | | Semester: Odd (specify Odd/Even) | Semester: I Session: Autumn | | | |
|---|--------------------------|---------------------------|---|--|--|------|--|--|
| Course Name | ! | ANALOG 1 | NALOG IC DESIGN | | | | | |
| Credits | redits 3 Contact Hours 3 | | | | | | | |
| Faculty (Nam | es) | Coordin | nator(s) | | | | | |
| | | Teache (Alphal | r(s) petically) | | | | | |
| Course Objectives | | and to e | | ents with skills to desig | uit design relevant to CMOS IC design gn and analyze CMOS-based circuits and | ŗ | | |
| Course Outcomes: | | • | Understan To analyze To design | nding the MOS Operatio e single-stage amplifier: | onal amplifiers and VCO Circuits. | | | |
| Module No. | | tle of the odule | List of T | opics | | | | |
| Unit I | - | OS eration d Models | Consider Saturatio Channel | rations, MOS I/V Char on, Transconductance, length modulation, Sub SPICE, Short Channel | evice Physics: Device Structure and Operation, General s, MOS I/V Characteristics, Finite Output Resistance in Fransconductance, Second Order effects: body effect, h modulation, Subthreshold conduction, MOS small signal E, Short Channel Effects: DIBL, velocity saturation, hot impact ionization, surface scattering. (9 hours) | | | |
| Unit II | M(Am | OS nplifiers | Amplifiers: Basic concepts, Single Stage Amplifiers: Basic Concepts, Common Source Stage: resistive load, diode connected load, current source load, triode load, source degeneration. Source Follower, Common Gate Stage, Cascode Stage. Folded cascode. Differential Amplifiers: Single Ended and Differential Operation, Basic Differential Pair, Common Mode Response, Differential Pair with MOS loads, Gilbert Cell. (9 hours) | | | | | |
| Unit III Frequency Response of Amplifiers | | | Passive and Active Current Mirrors: Basic Current Mirrors, Cascode Current Mirrors, Active Current Mirrors. Frequency Response of Amplifiers: Amplifier transfer function, General Considerations, Miller Effect, Common Source Stage, Source Followers, Common Gate Stage. (9 hours) | | | | | |
| Unit IV | | | | | | | | |
| Course Assessment Continuous Evaluation 25% Mid Semester 25% End Semester 50% | | | | | | | | |
| | | _ | | uthor(s), Title, Edition, orts, Websites etc. in th | Publisher, Year of Publication etc. (Texne IEEE format) | ít – | | |
| | | | | | 2nd Edition, McGraw Hill Edition 2016. | | | |
| 2. Paul. R.Gray and Robert G. Meyer, "Analysis and Design of Analog Integrated Circuits", Wiley, 5th Edition, 2009. | | | | | | | | |
| 3. R. Jacob | Bak | er, "CMOS | Circuit De | sign, Layout, and Simul | lation", 3rd Edition, Wiley, 2010. | | | |
| 4. T. C. Caru 2012 | usor | ne, D. A. Jol | nns and K. | Martin, "Analog Integra | rated Circuit Design", 2nd Edition, Wiley | 7, | | |

| Course Code: ECVM 570 | Open course (YES/NO) | HM Course (Y/N) | DC (Y/N) | | DE (Y/N) | | | | | |
|---|-------------------------|---|--|-----------|-----------------------------|--|--|--|--|--|
| | No | No | No | | Yes | | | | | |
| Type of Course | Theory | | | | | | | | | |
| Course Title | Low Power De | esign Techn | iques | | | | | | | |
| Course | | | | | | | | | | |
| Coordinator | ml I D | MCID : | C | 1 . 1 | | | | | | |
| · | dissipation sou | The Low Power VLSI Design course focuses on understanding power dissipation sources in digital circuits and applying low-power techniques at the device, circuit, logic, and system levels. | | | | | | | | |
| COURSE OUTCOMES | circuit | ts. | nportance of low power various sources of pov | | Knowledge (Level I) | | | | | |
| | dissip | ation in CM(| | | Understanding (Level II) | | | | | |
| | gate le | evel. | se the concept of pow | | Analysis (Level IV) | | | | | |
| | reduc | | ues in Clock networks | | Applying (Level III) | | | | | |
| Semester | Autumn: | | D .: 1 | 0 11 | m . 1 | | | | | |
| | Lecture | Tutorial | Practical | Credits | Total Teaching Hours | | | | | |
| Contact Hours | | 0 | 0 | 3 | 36 | | | | | |
| Prerequisite course code as per proposed course numbers | NIL | | | | | | | | | |
| Prerequisite Credits | NIL | | | | | | | | | |
| Equivalent course codes as per proposed course and old course | NIL | | | | | | | | | |
| codes as per proposed course numbers | NIL | | | | | | | | | |
| Text Books: | L., , | — | | | | | | | | |
| 1. | Title | | Low Power Digital VL | SI Design | | | | | | |
| | Author | Gary K. Y | eap | | | | | | | |
| | Publisher | KAP | | | | | | | | |
| | Edition | 2002 | | | | | | | | |
| 2. | Title | Low Pow | er Design Methodolog | gies | | | | | | |
| | Author Publisher | Rabaey, I Kluwer A | | | | | | | | |

| | Edition | | | | | | | |
|---------------|---|---|--|--|--|--|--|--|
| 3. | Title | Low-Power CMOS VLSI Circuit Design | | | | | | |
| | Author | Kaushik Roy, Sharat Prasad | | | | | | |
| | Publisher | Wiley | | | | | | |
| | Edition | 2000 | | | | | | |
| Content | Unit I: | (09 hours) | | | | | | |
| | dissipation in Basic principle Impact of techi Simulation Po simulation, ca | power VLSI Chips, Sources of power dissipation, Dynamic CMOS, Short Circuit current in CMOS, CMOS leakage current, of Low power design, Transistor sizing & gate oxide thickness, nology Scaling, Technology & Device innovation. Ower analysis: SPICE circuit simulators, gate-level logic pacitive power estimation, static state power, gate level cimation, architecture level analysis, Monte Carlo simulation. (09 hours) | | | | | | |
| | probabilistic per Low Power Conetwork restrant design, high can Unit III: Logic level: Gan encoding, pre- performance n | Probabilistic power analysis: Random logic signals, probability & frequency, probabilistic power analysis techniques, signal entropy. Low Power Circuits: Transistor and gate sizing, Equivalent Pin Ordering, network restructuring, and Reorganization. Special Flip Flops & Latches design, high capacitance nodes, low power digital cells library. Unit III: (09 hours) Logic level: Gate reorganization, signal gating, logic encoding, state machine encoding, pre-computation logic. Low power Architecture & Systems: Power & performance management, switching activity reduction, parallel architecture with voltage reduction, flow graph transformation, low power arithmetic | | | | | | |
| | components. Unit IV: | (09 hours) | | | | | | |
| | | ck Distribution: | | | | | | |
| | Zero skew Vs. networks, Cloc | Power dissipation in clock distribution, single driver Vs distributed buffers, Zero skew Vs. tolerable skew, Special Techniques: Power Reduction in Clock networks, Clock Gating, CMOS Floating Node, Low Power Bus, Delay balancing, and Low Power Techniques for SRAM. | | | | | | |
| Course Assess | sment Continuous Eva | | | | | | | |
| | Mid Semester 2 | 25% | | | | | | |
| | End Semester 5 | 50% | | | | | | |

| Course Code | | ECVM 551 Semester: Odd (Specify Odd/Even) | | | | | Semester: II Session: Spring Even | | | |
|-------------------------|------------------------|--|--|--|---------------------------|---------------|---|------------------------------------|--|--|
| Course Name | | SYSTEM-ON-PI | YSTEM-ON-PROGRAMMABLE CHIP DESIGN | | | | | | | |
| Credits | | 3 | | | Contact Hours | 3 | | | | |
| Faculty (Names | 5) | Coordinator(s | | | | • | | | | |
| | | Teacher(s) (Alphabeticall | y) | | | | | | | |
| Course Objectiv | | To introduce th all the modules | - | | sign from process ods. | sor selection | n to inte | erconnection of | | |
| Course Outcom | es | | | | | | | Cognitive Levels | | |
| CO1 | | Ability to apply of SoC design. | logical | effort tech | niques for unders | standing the | e flow | Understanding (Level II) | | |
| CO2 | | Identify & form design approac | | given prob | lem in the framev | vork of SoC | | (Level IV) | | |
| CO3 | | Design SoC base | | | | | | Evaluating (Level V) | | |
| CO4 | | Realize the impact of SoC on electronic design philosophy and Macro- electronics thereby inclining towards entrepreneurship & skill development. Analyzing (Level IV) | | | | | Anaiyzing | | | |
| Module No. | Tit | le | List of | f Topics | | | | | | |
| Unit I | System-level Design | | | Driving Forces for SoC - Components of SoC - Design flow of SoC - Hardware/Software nature of SoC - Design Trade-offs - SoC Applications, Processor selection - Concepts in Processor Architecture Instruction set architecture (ISA), Elements in Instruction Handing-Robust processors: Vector processor, VLIW, Superscalar, CISC, RISC—Processor evolution: Soft and Firm processors, Custom-Designed processors- on-chip memory. | | | | | | |
| Unit II Interconnection | | | On-chip Buses: basic architecture, topologies, arbitration and protocols, Bus standards: AMBA, CoreConnect, Wishbone, Avalon - Network-on-chip: Architecture-topologies-switching strategies - routing algorithms - flow control, Quality-of-Service-Reconfigurability in communication architectures. | | | | | | | |
| Unit III | | oased system ign | hierar | ntroduction to IP-based design, Types of IP, IP across design nierarchy, IP life cycle, Creating and using IP - Technical concerns on P reuse – IP integration - IP evaluation on FPGA prototypes. | | | | | | |
| Unit IV | | C blementation I Testing | operat densit SoC: C | Idy of processor IP, Memory IP, wrapper Design - Real-time erating system (RTOS), Peripheral interface and components, Highnsity FPGAs - EDA tools used for SOC design. Manufacturing test of C: Core layer, system layer, application layer- P1500 Wrapper and ardization-SoC Test Automation (STAT). | | | | | | |

| Cour | ·se (| Continuous Evaluation 25% Mid Semester 25% End Semester 50%. | | | | | | | |
|------|--|--|--|--|--|--|--|--|--|
| Asse | ssessment | | | | | | | | |
| | Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format) | | | | | | | | |
| 1. | Michael J.Fly | nn, Wayne Luk, "Computer system Design: Systemon-Chip", Wiley-India, 2012 | | | | | | | |
| | | icha, NikilDutt, "On Chip Communication Architectures: System on Chip Interconnect", fmann Publishers, 2008. | | | | | | | |
| | W.H.Wolf, "Computers as Components: Principles of Embedded Computing System Design", Elsevier, 2008. | | | | | | | | |
| | Patrick Schaumont "A Practical Introduction to Hardware/Software Co-design", 2nd Edition, Springer, 2012. | | | | | | | | |
| 5. | Wayne Wolf | f, "Modern VLSI Design: IP Based Design", Prentice-Hall India, Fourth edition, 2009. | | | | | | | |

Syllabus in Detail (Laboratory Courses)

| Course Code | | ECVM 505 | | Semester: ODD (Specify Odd/Even) | | Semester: I Session: Autumn Month from: July to Dec | |
|----------------------|--------------|----------------------|----------------|---|--|--|--|
| Course Name | Design I | aborator | y (Digital and | Analog) | | | |
| Credits | | 3 | | | Contact | Hours | 6 |
| Faculty (Name | es) | Coordina | ntor(s) | | | | |
| | | Teacher((Alphabe | , | | | | |
| Course Object | ives | | | | | | design in digital and analog dware tools and technologies. |
| Module No. | Title Mod | e of the lule | List of T | opics | | | |
| | | | | tudy and analysmplementation and its analysis. Combinational mplementation. Og / IC Design of SPICE Circles and simmplifier — Measayout generation ve-transistor diamalysis of resultant segments, high passivequency respondesign and implementation of the segment of the segment segments of the segments | sis of Basin of given I and S Experime cuit Simululation of sure gain, I ferential alts of static e and implement a circle of filters are of filterement a circle ement a circle size of static ement a circle ement a circle size of static ement a circle ement a circle size of size ement a circle size ement | ents (Basator and a simple Complete Com | in all type of Static logics. in all type of Dynamic logics. expression in various logics l logic circuits design sed on Cadence/Any other l FPAA based experiments) e five transistor differential and CMRR. tion and re-simulation of the |
| | ~ | | | e studies and or | | roject. | |
| Course Assessment | Con | tinuous Ev | aluation 5 | 0% End Semes | ter 50% | | |

| | Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format) | | | | | | | |
|----|--|--|--|--|--|--|--|--|
| 1. | SPICE Manual | | | | | | | |
| 2. | IRSIM Manual | | | | | | | |
| 3. | MAGIC Manual | | | | | | | |
| 4. | Xilinx, Vivado Design Suite User Guide. | | | | | | | |
| 5. | Cadence Virtuoso Manual | | | | | | | |

| Course Code | | ECVM 554 | | | Semester: Even (specify Odd/Even) Semester: II Session Month from: January to | | | |
|----------------------|--------------|-------------|---|--|---|------------|---|--|
| Course Name | e | High Lev | el Design | Laboratory | | II. | | |
| Credits | | 3 | | | Contact | Hours | 6 | |
| Faculty (Nan | nes) | Coordinat | or(s) | | | | | |
| | | Teacher(s | | | | | | |
| Course Objectives | | | | - | _ | • | rilog/VHDL) and to provide based embedded system. | |
| Module No. | Title Mod | | List of | Topics | | | | |
| | | | Experin | nents related to | language | semantic | S | |
| | | | - Time | Control: delay | operator, e | event cont | trol. | |
| | | | - Assignment Types: procedural, blocking, non-blocking, continuous. | | | | | |
| | | | - Delay through combinational logic and nets | | | | | |
| | | | Behavioural Coding (examples and problems) | | | | | |
| | | | Structural Coding (examples and problems) | | | | | |
| | | | • RT-Level Coding (examples and problems) | | | | | |
| | | | Mixed-Level Coding (examples and problems) | | | | | |
| | | | Coding of state machines and sequential logic | | | | | |
| | | | • Coding of test benches | | | | | |
| | | | Coding style for synthesis | | | | | |
| | | | Enterin | g design constr | aints and s | synthesis | using "FPGA Express" | |
| | | | - Generating timing reports; CLB/gate usage reports; | | | | | |
| | | | Identify | Identifying suitable FPGA device (Xilinx) for design implementation. | | | | |
| | | | Two ca | se studies | | | | |
| | 1 | | | Minor project | | | | |
| Course Assessment | Con | tinuous Eva | luation 50 | 0% End Semest | er 50% | | | |

| | Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format) | | | | | | | |
|----|--|--|--|--|--|--|--|--|
| 1. | 1. G. De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill, 1994. | | | | | | | |
| 2. | P. Kurup and T. Abbasi, Logic Synthesis Using Synopsys, Second Edition, Kluwer, 1996. | | | | | | | |
| 3. | J. Bhasker, A VHDL Primer, Third Edition, Prentice-Hall, 1999. | | | | | | | |
| 4. | Z. Navabi, Verilog Digital System Design, McGraw-Hill, 1999. | | | | | | | |
| 5. | S. Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, Prentice-Hall, 1996. | | | | | | | |

| Course Code | | ECVM 555 | | Semester: Even (Specify Odd/Even) | | Semester: II Session: Spring Month from: January to May | | |
|----------------------|--------------|--------------------------------|-----------------------|---|--|--|------------------|-------------------|
| Course Name | | System- | on-Progra | mmable Chip | Design La | b | | |
| Credits | | 3 | | | Contact | Hours | 6 | |
| Faculty (Nan | ies) | Coordin | ator(s) | | | | | |
| | | Teacher(s) (Alphabetically) | | | | | | |
| Course To Desi | | | n and deve | elop complete h | ardware/so | oftware sy | ystems | on an FPGA. |
| Module No. | Title Mod | | e List of | List of Topics | | | | |
| | | | Can be | designed aroun | d either Xi | linx Mic | roBlaze | e / Altera NIOS / |
| | | | OpenR | ISC + Wishbon | e. | | | |
| | | | - - - - - | Implementation Interfacing with Creation of cus Enhancement of Set with custom Optimizing system enhancements | h periphera tom periph of instruction instruction stem archi | tls. nerals usi on. ons. tecture t | ng HDI hrough | |
| | | | | Two case studies | | | | |
| | | | | Minor project | | | | |
| Course Assessment | Lab | : Continu | ous Evalua | tion 50% End S | emester 50 |)% | | |

Syllabus in Detail (Elective Courses)

| Course Code | | ECVM 520 | | Semester: Odd | | Semester: 1st | | | |
|---|---|----------------------------------|---|--|----------------------|--|--|--|--|
| C N | | (Specify Oc | | | ld/Even) | Session: Autumn | | | |
| Course Name | | Real-time Si | gnal P | rocessing Sy | stems | | | | |
| Credits | | 3 | | | Contact Hours | 3 | | | |
| Faculty | | Coordinator | r(s) | | | | | | |
| (Names) | | Teacher(s) (| Alphal | oetically) | | | | | |
| Course Objectives | | | | - | | rete Fourier transform for the real-time corithms for a wide range of real-time | | | |
| Module No. | Titl Moo | e of the dule | List o | f Topics | | | | | |
| Unit I | Unit I The Discrete Fourier Transforms | | | ency analysis | | s of DFT. Frequency domain sampling, the DFT. DFT of discrete time signals, m. IDFT. | | | |
| Unit II | Fast Fourier Transforms | | | Direct computation of DFT, Need of efficient computation of DFT, Radix-2 Decimation in time domain and decimation in frequency domain algorithms (DIT-FFT and DIF-FFT), Linear filtering methods based on DFT Goertzel Algorithms. | | | | | |
| Unit III | - | lementation | FIR Systems- Direct Form-I, Direct Form-II, Cascade, Parallel structure | | | | | | |
| | | of Discrete time systems | | IIR Systems- Direct Form, Cascade, Linear phase structure, Frequency sampling structure | | | | | |
| Unit IV | | ign of IIR FIR filters | Design of digital IIR digital filters from analog filters, Impulse invariance method and bilinear transformation method. Frequency transformations. Design of digital FIR filters using window method. | | | | | | |
| Unit V Multirate DSP and Applications | | | Decimation and Interpolation, Multistage design of interpolators and decimators; Poly-phase decomposition and FIR structures, DSP device architecture and programming (TMS320C6x), Real-time system development, Code Composer Studio and DSP BIOS, Mini project (real-time application of DSP) | | | | | | |
| Course Continuous Evaluation 25% N | | | | 5% Mid Sem | nester 25% End Sem | nester 50%. | | | |
| Assessme nt | | | | | | | | | |
| Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format) | | | | | | | | | |
| 1. S. K. M | 1. S. K. Mitra, "Digital Signal Processing: A Computer-Based Approach", Third edition, McGraw-Hill, 2006. | | | | | | | | |
| | | D. Manolakis, atice-Hall, 200 | | al Signal Pr | ocessing: Principles | s, Algorithms and Applications", Fourth | | | |
| | abine | r and B. Gol | | eory and Ap | plication of Digital | Signal Processing", First edition, PHI | | | |

| Course Code | | ECVM 521 | | Semester: (Specify Odd/Even) | | Semester: 1st Session: Autumn | | |
|----------------------|---------------------------------|-----------------------------|---|---------------------------------|-------------|----------------------------------|--------------------------------|--|
| Course Name VLSI Sys | | tem Design | | | | | | |
| Credits | | 3 | | | Contact H | ours | 3 | |
| Faculty (Name | es) | Coordina | tor(s) | | | | | |
| | | Teacher(s | , | | | | | |
| Course Object | ives | To intro | oduce vario | ous aspects of | VLSI circui | ts and th | neir design including testing. | |
| Module No. | | e of the dule | List of T | opics | | | | |
| Unit I | to | oduction VLSI hnology | VLSI design methodology, VLSI technology- NMOS, CMOS and BICMOS circuit fabrication. Layout design rules. Stick diagram. Latch up. | | | | | |
| Unit II | MOS Characterizati on | | Characteristics of MOS and CMOS switches. Implementation of logic circuits using MOS and CMOS technology, multiplexers and memory, MOS transistors, threshold voltage, MOS device design equations. MOS models, small-signal AC analysis. CMOS inverters, propagation delay of inverters, Pseudo NMOS, Dynamic CMOS logic circuits, power dissipation. | | | | | |
| Unit III | Logic Synthesis | | Programmable logic devices- Antifuse, EPROM and SRAM techniques. Programmable logic cells. Programmable inversion and expander logic. Computation of interconnect delay, Techniques for driving large off-chip capacitors, long lines, Computation of interconnect delays in FPGAs Implementation of PLD, EPROM, EEPROM, static and dynamic RAM in CMOS. | | | | | |
| Unit IV | VLSI Design -Abstraction levels | | Different abstraction levels in VLSI design; Design flow as a succession of translations among different abstraction levels; Gajski's Y-Chart; Need for manual designing to move to higher levels of abstraction with automatic translation at lower levels of abstraction; Need to model and validate the design at higher-levels of abstraction and the necessity of HDLs that encompass several levels of design abstraction in their scope. | | | | | |
| Unit V | VLS | SI Testing | VLSI testing -need for testing, manufacturing test principles, design strategies for test, chip level and system level test techniques. | | | | | |
| Course Assessment | Con | atinuous Ev | Laluation 25 | 5% Mid Seme | ster 25% En | d Semes | ster 50% | |

| | Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format) | | | | | | |
|----|---|--|--|--|--|--|--|
| 1. | M. Morris Mano and Michael D. Ciletti, 'Digital Design', Pearson, 5th Edition, 2013. | | | | | | |
| 2. | Charles H. Roth, Jr, 'Fundamentals of Logic Design', Jaico Books, 4th Edition, 2002. | | | | | | |
| 3. | William I. Fletcher, "An Engineering Approach to Digital Design", Prentice- Hall of India, 1980. | | | | | | |
| 4. | Floyd T.L., "Digital Fundamentals", Charles E. Merril publishing company,1982. | | | | | | |
| 5. | John. F. Wakerly, "Digital Design Principles and Practices", Pearson Education, 4 th Edition, 2007. | | | | | | |

| Course Code | | ECVM 52 | 2 | | ester: | ld/Even) | | Semester: 1st Session: Autumn | | |
|----------------------|----------|-------------------------|---|---------|----------|-------------|-------------|---|--|--|
| Course Name | <u> </u> | Embedded Systems & RTOS | | | | | | | | |
| Credits | | 3 | | | | Contact 1 | Hours | 3 | | |
| Faculty (Nam | les) | Coordina | ator(s) | \ | <u> </u> | Contact | 110415 | | | |
| racuity (Ivani | icsj | Teacher(| | | | | | | | |
| | | (Alphabe | , | y) | | | | | | |
| Course Object | ctives | To enable | e the s | tudent | ts to un | derstand ar | nd use ei | mbedded computing platform. | | |
| Module No. | | le of the dule | List | of To | pics | | | | | |
| Unit I | | | Emb | edded | Com | puters, C | haracter | ristics of Embedded Computing | | |
| | | bedded | | | | _ | | edded Computing system design, | | |
| | Pro | cessors | | | • | _ | - | ess- Requirements, Specification, | | |
| | | | | | | | | ardware and Software Components, for System Design- Structural | | |
| | | | • | | _ | • | | 3 | | |
| | | | Description, Behavioural Description, Design Example: Model Train Controller, ARM processor- processor and memory organization. | | | | | | | |
| Unit II | | | Data operations, Flow of Control, SHARC processor- Memory | | | | | | | |
| | Em | bedded | organization, Data operations, Flow of Control, parallelism with | | | | | | | |
| | | nputing | instructions, CPU Bus configuration, ARM Bus, SHARC Bus, Memory | | | | | | | |
| Pla | | form | devices, Input/output devices, Component interfacing, designing with | | | | | | | |
| | | | microprocessor development and debugging, Design Example : Alarm Clock. | | | | | | | |
| Unit III | | | | ibutec | 1 Em | bedded A | Architec | ture- Hardware and Software | | |
| 2 2 | Net | Networks | | | | | | ed systems- I2C, CAN Bus, SHARC | | |
| | | | | | | | | Internet, Network-Based design- | | |
| | | | | | | • | • | performance Analysis, Hardware | | |
| | | | | | esign, A | Allocation | and sch | eduling, Design Example: Elevator | | |
| 11\$4 1X7 | | | | roller. | A :- | | ~1.4 ~ 1 ·· | and action Amount of Delicates 1.1 | | |
| Unit IV | Dan | l-Time | | | | - | _ | ound robin Approach, Priority driven systems, effective release times and | | |
| | | racteristic | | | - | | | est deadline first (EDF) algorithm, | | |
| | s | iracteristic | | | - | • | | astraints in priority driven systems, | | |
| | | | | | | n-line sche | | 1 2 | | |
| Unit V | | | | _ | | _ | _ | nt Analysis, Specification, System | | |
| | _ | tem | | | | | | Quality Assurance, Design Example: | | |
| | Des | _ | | | | = | | re, Ink jet printer- Hardware Design | | |
| <u> </u> | | hniques | | | | | | tal Assistants, Set-top Boxes. | | |
| Course Assessment | The | eory: Contin | luous | Evalua | ation 25 | % Mid Se | mester 2 | 25% End Semester 50% | | |
| | 1 | | | | | | | | | |

Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)

Wayne Wolf, "Computers as Components: Principles of Embedded Computing System Design",

- 1. Wayne Wolf, "Computers as Components: Principles of Embedded Computing System Design", Morgan Kaufman Publishers, 3rd edition, 2012.
- 2. Jane.W.S. Liu, "Real-Time systems", Pearson Education Asia, 2001.
- 3. C. M. Krishna and K. G. Shin, "Real-Time Systems", McGraw-Hill, 1997.
- 4. Frank Vahid and Tony Givargis, "Embedded System Design: A Unified Hardware/Software Introduction", John Wiley & Sons, 2002.

| Course Code | | ECVM 523 | | Semester: (Specify Odd/Eve | | Semester: 1st Session: Autumn | | | |
|---|---|---|---|---|-------------|----------------------------------|-------------------------------------|--|--|
| Course Name Archite | | Architectur | hitectural Design of IC's | | | | | | |
| Credits | | 3 | | | Contact | Hours | 3 | | |
| Faculty (Nan | ies) | Coordinator | :(s) | | | | | | |
| | | Teacher(s) (Alphabetic | ally) | ally) | | | | | |
| Course Objectives | | This course of power, perfo | | - | itecture ar | nd circuit | design tradeoffs to optimize for | | |
| Module No. | Titl Mo | e of the dule | List of | Topics | | | | | |
| Unit I | Intro | oduction | Mappi depend | Introduction: VLSI Design flow, general design methodologies; Mapping algorithms into Architectures: Signal flow graph, data dependences, data path synthesis, control structures, critical path and worst case timing analysis, concept of hierarchical system design. | | | | | |
| Unit II Mapping algorithms into architectures | | Data path element: Data path design philosophies, fast adder, multiplier, driver etc., data path optimization, application specific combinatorial and sequential circuit design, CORDIC unit; | | | | | | | |
| Unit III | Pipeline and parallel architectures | | | Architecture for real time systems, latency and throughput related issues, clocking strategy, power conscious structures, array architectures; | | | | | |
| Unit IV | Control strategies | | Hardware implementation of various control Structures: micro programmed control techniques, VLIW architecture; Testable architecture: Controllability and Observability, boundary scan and other such techniques, identifying fault locations, self-reconfigurable fault tolerant structures; | | | | | | |
| Unit V | Issues in timing closure | | | Static and dynamic timing analysis, System considerations: edge triggered, clock skew, handling asynchronous inputs, sequential machines, clock cycle time, violation-maximum propagation delayrace through, Re-timings | | | | | |
| Course Assessment | The | e ory : Continu | ous Eval | uation 25% M | id Semes | ter 25% I | End Semester 50% | | |
| | | 0 | | hor(s), Title, E rts, Websites e | - | - | Year of Publication etc. (Text mat) | | |
| | B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, 2nd edition, Oxford University Press, New York, 2010. | | | | | | | | |
| 2. M. D. Er | cego | vac and T. La | ng, Digi | tal Arithmetic, | 1st editio | n, Elsevi | er, 2003. | | |
| 3. K. Ulrich | K. Ulrich, Advanced Arithmetic for the Digital Computer, Springer, 2002 | | | | | | | | |

| Course Code | | ECVM 524 | | Semester: Odd/Even) | (specify | Semest Session | | | | |
|----------------------|---|-----------------------------------|--|------------------------|---|-------------------|------|------------------|--|--|
| Course Name | | VLSI Testing | | | | | | | | |
| Credits | | 4 | | | Contact | Hours | 3 | | | |
| Faculty (Names) | | Coordinate | | | | | | | | |
| | | Teacher(s) (Alphabeti | | | | | | | | |
| Course Objectives | | To study t | he Desiş | gn for Testabi | lity and th | e Fault I | Diag | nosis. | | |
| Module No. | T | itle of the | List of | Topics | | | | | | |
| | M | lodule | | | | | | | | |
| Unit I | n | troductio to Testing | Role of testing in VLSI Design flow, Testing at different levels of abstraction, Fault, error, defect, diagnosis, yield, Types of testing, Rule of Ten, Defects in VLSI chip. Modelling basic concepts, Functional modelling at logic level and register level, structure models, logic simulation, delay models. Various types of faults, Fault equivalence and Fault dominance in combinational sequential circuits. | | | | | | | |
| | | ault Iodels | Fault models, Fault Collapsing, Logic Simulation and Fault simulation, Fault simulation applications, General fault simulation algorithms- Serial, and parallel, Deductive fault simulation algorithms. | | | | | | | |
| r t | | ombinatio al circuit st eneration | Combinational circuit test generation, Structural Vs Functional test, Parsensitization methods. Difference between combinational and sequenticircuit testing, five and eight valued algebras, and Scan chain-based testin method. | | | | | | | |
| Unit IV A | | lgorithms | PODE | M Algorithm | dure, Problems, PODEM Algorithm. Problems on n. FAN Algorithm. Problems on FAN algorithm, AN and PODEM Algorithms | | | | | |
| S | | uilt in elf-Test BIST) | Built in Self-Test (BIST) - Exhaustive pattern generation, random pattern generation, LFSR for pattern generation and Output response analysis, SISR, MISR, Memory BIST – Type of memory faults, fault detection by MARCH tests Issues in test and verification of complex chips, embedded cores and SOCs, System testing and test for SOCs. | | | | | | | |
| Course Assessment | T | heory: Cont | inuous | Evaluation 25 | % Mid Se | mester 2 | 25% | End Semester 50% | | |

| | ommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text ks, Reference Books, Journals, Reports, Websites etc. in the IEEE format) |
|----|---|
| 1. | Bushnell Michael and Vishwani Agrawal, <i>Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits</i> , Vol. 17, Springer Science & Business Media, 2004. |
| 2. | Wang Laung-Terng, Cheng-Wen Wu, and Xiaoqing Wen, <i>VLSI test principles and architectures:</i> design for testability, Academic Press, 2006. |
| 3. | AbramoviciMiron, M. A. Breuer and A. D. Friedman, <i>Digital Systems testing and testable design</i> , Computer Science Press, 1990. |
| 4. | M. Abramovici, M. Breuer, and A. Friedman, "Digital Systems Testing and Testable Design, IEEE Press, 1990. |
| 5. | V. Agrawal and S.C. Seth, Test Generation for VLSI Chips, Computer Society Press.1989 |

| Course Code | | ECVM | 525 | Semester | | Semester: 1st Session: Autumn | | | |
|--------------------------|--------------------|--|---|---|------------------|--|--|--|--|
| | | (-F)) | | | | | | | |
| Course Name | | RF IC Design | | | | | | | |
| Credits | | 3 | | | Contact Hours | 3 | | | |
| Faculty | | Coordi | nator(s) | or(s) | | | | | |
| (Names) | | Teache (Alpha | er(s) betically) | | | | | | |
| Course Objectives | S | | _ | | | sign at RF frequencies and to be n transceiver design. | | | |
| Module No. | Title Mod | e of tl lule | e List of T | opics | | | | | |
| Uniti | | rview Systems | SuperHet RF Desi distortion cascaded passive I capacitor | eless Transmitter and Receiver Architecture – Heterodyne and erHeterodyne Systems - Basic concepts in RF design - units in Design, time variance - Effects of Nonlinearity: harmonic ortion, gain compression, cross modulation, intermodulation, aded nonlinear stages, AM/PM conversion - Characteristics of ive IC components at RF frequencies – interconnects, resistors, acitors, inductors and transformers – Transmission lines. Noise – sical two-port noise theory, representation of noise in circuits | | | | | |
| | | iency lifier | as bandy | Types of amplifiers: Narrowband and Wideband Amplifiers - zeros as bandwidth enhancers, shunt-series amplifier, f T doublers, neutralization and unilateralization. | | | | | |
| Unit III | Need | l for LN | noise can | Friis' equation - Low noise amplifier design - LNA topologies: noise cancelling LNA topology, distortion cancelling LNA topology - linearity and large signal performance | | | | | |
| Unit IV | Need for Mixers | | Noise and circuits: mixers-N Figure- F and IP2 functions static m | Noise and Linearity trade-off in RF Mixer design-traditional mixer circuits: multiplier-based mixers, subsampling mixers, diode-ring mixers-Noise Folding-Single-sideband and Double-sideband Noise Figure- Feedthrough: Single balanced and Double Balanced – IP3 and IP2 improvement- Oscilators and synthesizers – describing functions, resonators, negative resistance oscillators, synthesis with static moduli, synthesis with dithering moduli, combination synthesizers- phase noise considerations | | | | | |
| Unit V | RF ampl | pow lifiers | amplifier | Class A, AB, B, C, D, E and F amplifiers, modulation of power amplifiers, linearity considerations. RFIC simulation and layout-General Layout Issues, Passive and Active | | | | | |
| Course Assessm ent | The | General Layout Issues, Passive and Active eory: Continuous Evaluation 25% Mid Semester 25% End Semester 50% | | | | | | | |

| II . | Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format) | | | | | |
|------|--|--|--|--|--|--|
| 1. | T.homas H. Lee, "The Design of CMOS Radio-Frequency Integrated Circuits", 2nd ed., Cambridge, UK: Cambridge University Press,2004. | | | | | |
| 2. | B.Razavi, "RF Microelectronics", 2nd Ed., Prentice Hall, 1998. | | | | | |
| 3. | A.A. Abidi, P.R. Gray, and R.G. Meyer, eds., "Integrated Circuits for Wireless Communications", New York: IEEE Press,1999. | | | | | |
| 4. | R. Ludwig and P. Bretchko, "RF Circuit Design, Theory and Applications", Pearson, 2000. | | | | | |
| 5. | Mattuck, A., "Introduction to Analysis", Prentice-Hall, 1998. | | | | | |

| Course Code | | ECVM 52 | 26 | Semeste (Specify | er: ' Odd/Even) | Semester: 1st Session: Autumn | | |
|----------------------|--|-----------------------|---|---|----------------------|--|--|--|
| Course Name VLSI | | VLSI Tec | hnology | | | <u> </u> | | |
| Credits | | 3 | | | Contact Hours | 3 | | |
| Faculty (Nar | nes) | Coordina | tor(s) | | | 11. | | |
| | | Teacher(s | | | | | | |
| Course Objectives | | To study t | he various t | echniques | s involved in the V | LSI fabrication process. | | |
| Module No. | | e of the dule | List of To | pics | | | | |
| Unit I | Introduction to VLSI technology | | Device scaling and Moore's law, basic device fabrication methods, alloy junction and planar process, Czochralski techniques, Characterization methods and wafer specifications, defects in Si and GaAs. | | | | | |
| Unit II | Oxidation, Diffusion and ion- implantation | | Types of oxidation and their kinematics, thin oxide growth models, stacking faults, oxidation systems, Deposition process and methods, Diffusion in solids, Diffusion equation and diffusion mechanisms, ion implantation technology, ion implant distributions, implantation damage and annealing, transient enhanced diffusion and rapid thermal processing | | | | | |
| Unit III | thin | taxy and film osition | reaction ra | ate and n | nass transport limi | growth, MOCVD, MBE, CVD, ited depositions, APCVD/LPVD, PECVD, and PVD. | | |
| Unit IV | V Etching | | Wet etching, selectivity, isotropy and etch bias, common wet etchants, orientation dependent etching effects; Introduction to plasma technology, plasma etch mechanisms, selectivity and profile control plasma etch chemistries for various films, plasma etch systems. | | | | | |
| Unit V | J nit V Lithography | | | Optical lithography contact/proximity and projection printing, resolution and depth of focus, resist processing methods and resolution enhancement, advanced lithography techniques for nanoscale pattering, immersion, EUV, electron, X-ray lithography. | | | | |
| Course Assessment | The | eory: Conti | nuous Evalı | uation 25% | 6 Mid Semester 25 | 5% End Semester 50% | | |
| Recommend | ed R | eading mat | t erial: Auth | or(s), Titl | e, Edition, Publish | er, Year of Publication etc. (Text | | |

Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)

| 1. | James D. Plummer, "Silicon VLSI Technology: Fundamentals, Practice and Modelling", Pearson Education, 2000 |
|----|--|
| 2. | Sze, S.M., "VLSI Technology", 4th Ed., Tata McGraw-Hill, 1999 |
| 3. | C.Y. Chang and S.M.Sze, "ULSI Technology", McGraw Hill ,1996 |
| 4. | Gandhi, S. K., "VLSI Fabrication Principles: Silicon and Gallium Arsenide", John Wiley and Sons, 2003. |
| 5. | Stephen A. Campbell, "The Science and Engineering of Microelectronic Fabrication", 2nd Edition, Oxford University Press 2001 |

| Course Code | | ECVM 527 | | | Id/Essass) | Semester: 1st | | |
|--------------------------|----------------------------|--|---|---|---|---|--|--|
| C N | | VI CI C' | | (Specify Odd/Even) | | Session: Autumn | | |
| Course Nam | e | VLSI Signa | I Proc | eessing | | T | | |
| Credits | | 3 | | | Contact Hours | 3 | | |
| Faculty (Nan | nes) | Coordinator | (s) | <u> </u> | | | | |
| | | Teacher(s) (Alphabetica | | | | | | |
| Course Objectives | | To introduction implementat | | hniques for | altering existing | ng DSP structures to suit VLSI | | |
| Module No. | Titl Mo | le of the dule | List | of Topics | | | | |
| Unit I | DSI Pipe Para Pro | oduction to P Systems, elining and allel cessing of Filters | Depe Long | Introduction to DSP systems – Typical DSP algorithms, Data flow and Dependence graphs - critical path, Loop bound, iteration bound, Longest path matrix algorithm, Pipelining and Parallel processing of FIR filters, Pipelining and Parallel processing for low power. | | | | |
| Unit II | Alg Stre | iming, corithmic ength duction | Retiming – definitions and properties, Unfolding – an algorithm for unfolding, properties of unfolding, sample period reduction and parallel processing application, Algorithmic strength reduction in filters and transforms – 2-parallel FIR filter, 2-parallel fast FIR filter, DCT architecture, rank-order filters, Odd-Even merge-sort architecture, parallel rank-order filters. | | | | | |
| Unit III | Para Pro | elining and allel cessing of Filters | algor pipel of-2 proce | rithm, Pipel lining in firs decompos | lined and parall t-order IIR filters ition, Clustered | n algorithm, modified Cook-Toom lel recursive filters — Look-Ahead s, Look-Ahead pipelining with power- d look-ahead pipelining, Parallel ed pipelining and parallel processing | | |
| Unit IV | Ari | Level thmetic hitectures | Bit-level arithmetic architectures – parallel multipliers with sign extension, parallel carry-ripple and carry-save multipliers, Design of Lyon"s bit-serial multipliers using Horner"s rule, bit-serial FIR filter, CSD representation, CSD multiplication using Horner"s rule for precision improvement, Distributed Arithmetic fundamentals and FIR filters. | | | | | |
| Unit V | Wa Asy | Numerical strength reduction – sub expression elimination, multiple constant multiplication, iterative matching, synchronous pelining two-phase clocking, wave pipelining. Asynchronous pipelining bundled data versus dual rail protocol. | | | | | | |
| Course Assessmen t | Cor | ntinuous Eval | uation | 25% Mid S | emester 25% En | d Semester 50% | | |

Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format)

- 1. Keshab K. Parhi, "VLSI Digital Signal Processing Systems, Design and implementation", Wiley, Interscience, 2007.
- 2. U. Meyer Baese, "Digital Signal Processing with Field Programmable Gate Arrays", Springer, 2nd Edition, 2004.

| Course Code | | | | Semester: (Specify Odd/Even) | | Semester: 1st Session: Autumn | |
|---------------------------|---|---|---|--|------------------|----------------------------------|---|
| Course Name Blockchain De | | ` | sign and Use Cases | | | | |
| Credits | | 3 | | | Contact Hours | | 3 |
| Faculty (Names) | | Coordinator(s) Teacher(s) (Alphabetically | 7) | | | | |
| Course Objectives | | This course | provio | les an over | view of Blo | ockch | ain and its application |
| Module No. | Titl Mo | le of the dule | List o | of Topics | | | |
| Unit I | Introduction | | Blockchain Components and Concepts, Smart Contracts. Overview of the current financial system and its drawbacks. Advantages of Blockchain as an alternate financial system. | | | | |
| Unit II | | Basics of cryptocurrencies | | Cryptography, Hash Functions, Public Key Cryptography and Digital Signature. | | | |
| Unit III | | coin idamentals | Bitcoin's block structure, Consensus and mining processes in Bitcoin Bitcoin Trading, Scripting language in Bitcoin. | | | | |
| Unit IV | | missioned ckchain | Permissioned Blockchain Architecture, RAFT Consensus, Byzantine General Problem, Practical Byzantine Fault Tolerance. | | | | |
| Unit V | | olication of ckchain | Key Frameworks and Tools, Membership and Identity Management, Hyper ledger composer, Blockchain's implications on Traditional Business, Practical use-cases of Blockchain in Finance, Industry and Governance. | | | | |
| Course Assessmen t | Continuous Evaluation 25% Mid Semester 25% End Semester 50% | | | | | | |
| | | O | | () / | | | sher, Year of Publication etc. he IEEE format) |
| 1. Melanie | Swa | ın, "Blockchain: | Bluep | rint for a N | ew Econor | ny", (| O'Reilly Media, Inc., 2015 |
| | | Antonopoulos, " eilly Media, Inc. | | | n: Unlockir | ıg Dig | gital Cryptocurrencies", Second |

| Course Code | ECVM 571 | | Semester: Specify Od | d/Even) | Semester: 2nd Session: Spring | | | |
|----------------------|--|--|-------------------------|----------------------|---|--|--|--|
| Course Name | Mapping Signa | Mapping Signal Processing Algorithms on DSP Architectures | | | | | | |
| Credits | 3 | | | Contact Hours | 3 | | | |
| Faculty | Coordinator(s) | | | | | | | |
| (Names) | Teacher(s) (Alphabetically) |) | | | | | | |
| Course Objectives | To provide the fundamental bounds on performance, mapping to dedicated and custom resource shared architectures. | | | | | | | |
| Module No. | Title of the List of Topics Module | | | | | | | |
| Unit I | Introduction to DSP Systems and Algorithms Introduction to Digital systems, DSP, computer architecture, DSP computing algorithms, Direct Computing DFT, FFT, Gortzel. | | | | | | | |
| Unit II | Firmware Digital systems, DSP, computer architecture, D development platforms, C compiler, Impact of C architecture and vice versa, Extensions to C, DSP Simulation Technologies, program verification, Debug a emulation. | | | | ompiler, Impact of C on Extensions to C, DSP-C, | | | |
| Unit III | DSP Classification and Benchmarking | Comparison of example architectures (ADI, Philips R.E.A.L., | | | | | | |
| Unit IV | Low power clock distribution | Inter-processor communication, Communication channels, Firmware partitioning problems, Debug and Emulation concepts. | | | | | | |
| Unit V | Multi-core DSP design Trend: towards higher performance. Trend: merge microcontrollers with DSPs. Trend: time-to-market: do we need floating point, C hardware. | | | | | | | |
| Course Assessment | Continuous Eval | luatic | on 25% Mid | Semester 25% Er | nd Semester 50% | | | |

| | Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format) | | | | | |
|----|--|--|--|--|--|--|
| 1. | J.G.Ackenhausen, Real-Time Signal Processing Design and Implementation of Signal Processing Systems, IEEE Press+Prentice Hall, 2000. | | | | | |
| 2. | V.K.Madisetti, VLSI Digital Signal Processors: An Introduction to Rapid Prototyping and Design Synthesis, IEEE Press+Butterworth-Heinemann, 1998 | | | | | |
| 3. | J. Proakis, D. Manolakis, Digital Signal Processing: Principles, Algorithms and Applications, Fourth edition, 2006, Prentice-Hall. | | | | | |
| 4. | K.J.Ray Liu and K.Yao, High Performance VLSI Signal Processing: Systems Design and application, Vol. 2, 1998, IEEE Press. | | | | | |

| Course Code | | ECVM 5 | 72 | Semester: (Specify Odd/Even) | | Semester: 2nd Session: Spring | | |
|--------------------------|-----------------------|---|--|---------------------------------|----------------------|----------------------------------|--|--|
| Course Name MOS I | | MOS De | vices Modelling and Characterization | | | | | |
| Credits | | 3 | | | Contact Hours | 3 | | |
| Faculty | | Coordina | ator(s) | | | | | |
| (Names) | | Teacher((Alphabe | | | | | | |
| Course Objectives | | _ | | derstanding of inherent to all | • | ag and characterization of MOS | | |
| Module No. | Title Mod | e of the lule | List of T | opics | | | | |
| Unit I | Basic Concepts | | Energy band diagram of Metal-Oxide-Semiconductor contacts, Mode of Operations: Accumulation, Depletion, Midgap, and Inversion, 1D Electrostatics of MOS, Depletion Approximation, Accurate Solution of Poisson's Equation. | | | | | |
| Unit II | Bias Conditions | | CV characteristics of MOS, LFCV and HFCV, Non-idealities in MOS, oxide fixed charges, interfacial charges. Threshold voltage capacitance voltage relation, The three terminal MOS structure, effect of body bias on surface conditions, Threshold voltage with body bias. | | | | | |
| Unit III | MOSFETs | | The four terminal Metal Oxide Semiconductor transistor, strong inversion, moderate inversion and weak inversion current, voltage models, Effective mobility, Effect of source and drain series resistance, Temperature effects, Break down. | | | | | |
| Unit IV | Sma mod | _ | Ebers-Moll model; charge control model; small-signal models for low and high frequency and switching characteristics | | | | | |
| Unit V | Short channel effects | | Short channel and thin oxide effects, carrier velocity saturation, channel length modulation, charge sharing, Drain Induced barrier lowering, punch through, Hot carrier effects, Impact ionization, Velocity overshoot, Ballistic operation, Quantum Mechanical effects, DC gate current, Junction leakage, Band to band tunneling, Gate Induced Drain Leakage (GIDL), MOSFET scaling | | | | | |
| Course Assessme nt | Con | Continuous Evaluation 25% Mid Semester 25% End Semester 50% | | | | | | |

| | Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format) | | | | | |
|----|---|--|--|--|--|--|
| 1. | 1. S. M. Sze, Physics of Semiconductor Devices, (2e), Wiley Eastern, 1981. | | | | | |
| 2. | Yuan Taur&Tak H Ning, Fundamentals of Modern VLSI Devices, Cambridge University Press, 2013. | | | | | |
| 3. | Y. Tsividis& Colin McAndrew, <i>The MOS Transistor</i> , 3rd Edition, Oxford University Press, 2013. | | | | | |
| 4. | Y. P. Tsividis, Operation and Modelling of the MOS Transistor, McGraw-Hill, 1987. | | | | | |
| 5. | E. Takeda, Hot-carrier Effects in MOS Trasistors, Academic Press, 1995. | | | | | |

| Course Code | ECVM 573 | | Semester: | | Semester: 2nd | | | |
|----------------------|--|---|--------------|---------------------------|-------------------------------------|--|--|--|
| | | | (Specify O | Odd/Even) Session: Spring | | | | |
| Course Name | Mixed Sign | Mixed Signal IC Design | | | | | | |
| Credits | 3 | | | Contact Hours | 3 | | | |
| Faculty | Coordinator | (s) | | | | | | |
| (Names) | Teacher(s) (Alphabetica | ılly) | | | | | | |
| Course Objectives | To understar | nd th | e design and | performance i | measures concept of mixed signal IC | | | |
| Module No. | Title of the Module | Lis | t of Topics | | | | | |
| Unit I | Basic Concepts | Introduction to analog VLSI and mixed signal issues in CMOS Technologies, MOS transistor: Introduction, Short channel effects, | | | | | | |
| Unit II | Sampling | Sampling Ideal Sampling, Non idealities in sampling, noise and distortion in sampling, sampleand hold circuits, timing issues in sample and hold circuit, bootstrapping systems, charge injection and noise, introduction to switched capacitor circuits, switched capacitor sample and hold circuits, static specifications of data converters, accuracy, nonlinearity, offset, dynamic specifications, SNR, SFDR, ENOB, dynamic range. | | | | | | |
| Unit III | Data converters | D/A and A/D converters: Introduction A/D and D/A, Various type of A/D converter, ADCs, ramp, tracking, dual slope, successive approximation and flash types, Multi-stage flash type ADCs, Signal-to-Noise Ratio (SNR), Clock Jitter and A Tool: The Spectral Density, Improving SNR using Averaging, Linearity Requirements, Adding a Noise Dither, Jitter, and Anti-Aliasing Filter, Using Feedback to Improve SNR. Passive Noise-Shaping - Signal-to-Noise Ratio and Decimating and Filtering the Modulator's Output, Offset, Matching, and Linearity. Improving SNR and Linearity - Second-Order Passive Noise-Shaping and Passive, Noise-Shaping Using Switched-Capacitors, Increasing SNR using K-Paths and Improving | | | | | | |
| Unit IV | Noise- Shaping Data Converter | Capacitors, Increasing SNR using K-Paths and Improving Linearity Using an Active Circuit. First-Order Noise Shaping - Modulation Noise in First-Order NS Modulators, RMS Quantization Noise in a First-Order Modulator, and Decimating and Filtering the Output of a NS Modulator, Pattern Noise from DC Inputs (Limit Cycle Oscillations), Integrator and Forward Modulator Gain, Comparator Gain, Offset, Noise, and Hysteresis, and, Op-Amp Gain (Integrator Leakage) Op-Amp: Settling Time, Offset, Op-Amp Input-Referred Noise, and Practical Implementation of the First-Order NS Modulator, | | | | | | |

| | | | Second-Order Noise Shaping, Second-Order Modulator | | | | | | | |
|------|--|---|--|--|--|--|--|--|--|--|
| | | | Topology, Integrator Gain, and Selecting Modulator (Integrator) | | | | | | | |
| | | | Gains. | | | | | | | |
| | | | Noise-Shaping Topologies – Higher-Order Modulators, Filtering | | | | | | | |
| | | | the Output of an M th –Order NS Modulator, Implementing Higher– | | | | | | | |
| | | | Order, Single-Stage Modulators, Multi-Bit Modulators, and Error | | | | | | | |
| | | | Feedback | | | | | | | |
| Uni | t V | Band pass | Continuous-Time Band pass Noise-Shaping - Passive- | | | | | | | |
| | | and High- | Component Band pass Modulators, Active–Component Band pass | | | | | | | |
| | | Speed Data | Modulators, and Modulators for Conversion at Radio Frequencies, | | | | | | | |
| | | Converters | Cascaded Modulators, Switched Capacitor Band pass Noise- | | | | | | | |
| | | | Shaping – Switched–Capacitor Resonators, Second Order | | | | | | | |
| | | | Modulators, Fourth–Order Modulators, and Digital I/Q Extraction | | | | | | | |
| | | | to Baseband, Topology of a high-speed data converter - Clock | | | | | | | |
| | | | Signals, Implementation, Filtering, Discussion, and Understanding | | | | | | | |
| | | | the Clock Signals. | | | | | | | |
| Cou | ırse | Continuous I | Continuous Evaluation 25% Mid Semester 25% End Semester 50% | | | | | | | |
| Ass | essment | | | | | | | | | |
| Rec | ommende | d Reading ma | Iterial: Author(s), Title, Edition, Publisher, Year of Publication etc. | | | | | | | |
| (Tex | ext books, Reference Books, Journals, Reports, Websites etc. in the IEEE format) | | | | | | | | | |
| 1. | Baker, R. | . Jacob, "CMOS: mixed-signal circuit design", john Wiley &Sons, 2008. | | | | | | | | |
| 2. | R. Plassc | Plassche, CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters, 2nd | | | | | | | | |
| ۷. | Edition, S | n, Springer, 2007. | | | | | | | | |
| 3. | R. Plasscl | ne, "CMOS Int | tegrated Analog-to-Digital and Digital-to-Analog Converters", 2nd | | | | | | | |
| ٥. | Edition, S | Springer, 2007 | | | | | | | | |
| 4. | M. J. M. 1 | Pelgrom, "Ana | log-to-Digital Conversion", Springer, 2010 | | | | | | | |

| Course Code 1 | | ECVM 574 | 1 | Semester: (specify Odd/Even) | | Semester: 2nd Session: Spring | |
|--|-----------------------|---|--|--|---|---|--|
| Course Na | Course Name High Spee | | | n Design (Boa | rd level) | | |
| Credits 3 | | | | | Contact | Hours | 3 |
| Faculty (Names) | | Coordinato | r(s) | | | | |
| (rvaines) | | Teacher(s) | | | | | |
| Course Objectives | | To expose | the state | of art technolo | ogy in PCB | design a | and manufacturing. |
| Module No. | Title Moo | | List of | Topics | | | |
| Unit I Transmission line theory (basics) | | | traces, deliver budget emissio | connectors; no y, simultaneou ing; methodol ons and minim | on-ideal re is switchin logies for izing syste | turn curn g noise; design m noise; | ntegrity: impact of packages, vias, rent paths, high frequency power system-level timing analysis and of high-speed buses; radiated Practical aspects of measurement opes and logic analyzers. |
| Unit II | Prin Boar | ted Circuit rd | Anatomy, CAD tools for PCB design, Standard fabrication, Microvia Boards. Board Assembly: Surface Mount Technology, Through Hole Technology, Process Control and Design challenges. Thermal Management, Heat transfer fundamentals, Thermal conductivity and resistance, Conduction, convection and radiation Cooling requirements. | | | | |
| Unit III | IC A | Assembly | Purpose, Requirements, Technologies, Wire bonding, Tape Automa Bonding, Flip Chip, Wafer Level Packaging, reliability, wafer level burn in and test. Single chip packaging: functions, types, materials process properties, characteristics, trends. Multi-chip packaging: types, designomparison, trends. Passives: discrete, integrated, embedded encapsulation and sealing: fundamentals, requirements, material processes. | | | | |
| Unit IV | | l-Time racteristics | Interconnect Capacitance, Resistance and Inductance fundamentals; Transmission Lines, Clock Distribution, Noise Sources, power Distribution, signal distribution, EMI, Digital and RF Issues. Processing Technologies, Thin Film deposition, Patterning, Metal to Metal joining | | | | |
| Unit V | Reli | Basic concepts, Environmental interactions. Thermal mismatch and fatige failures thermo mechanically induced electrically induced chemical induced. Electrical Testing: System level electrical testing, Interconnection tests, Active Circuit Testing, Design for Testability. | | | | | electrically induced chemically electrical testing, Interconnection |
| Course Assessme nt | Con | tinuous Eval | uation 2 | 5% Mid Seme | ster 25% E | nd Seme | ester 50% |

| | Recommended Reading material: Author(s), Title, Edition, Publisher, Year of Publication etc. (Text books, Reference Books, Journals, Reports, Websites etc. in the IEEE format) | | | | | |
|----|---|--|--|--|--|--|
| 1. | Tummala, Rao R., "Fundamentals of Microsystems Packaging", McGraw Hill, 2001 | | | | | |
| 2. | Howard Johnson, Martin Graham, "High Speed Digital Design: A Handbook of Black Magic", Prentice Hall, 1993 | | | | | |
| 3. | Stephen H. Hall, Garrett W. Hall, James A. McCal, "High-Speed Digital System Design: A Handbook of Interconnect Theory and Design Practices", Wiley-IEEE Press, 2000 | | | | | |
| 4. | Tummala, Rao R, "Microelectronics packaging handbook", McGraw Hill, 2008. | | | | | |
| 5. | Bosshart, "Printed Circuit Boards Design and Technology", Tata McGraw Hill, 1988. | | | | | |

| Course Code | ECVM 575 | | Sem | ester: | Session: Spring | | | |
|----------------------|--|---|---|---------------|---|--|--|--|
| | | | (Specify Odd/Even) | | Semester: 2nd | | | |
| Course Name | Advanced Digital Sy | ystem D | esign | ı | | | | |
| Credits | 3 | | | Contact Hours | 3 | | | |
| Faculty | Coordinator(s) | | | | | | | |
| (Names) | Teacher(s) (Alphabetically) | | | | | | | |
| Course Objectives | approach and design approach using progr | To provide extended knowledge of digital logic circuits in the form of state mode approach and design hazard free circuits. Also, to provide an overview of system desig approach using programmable logic devices and gain knowledge about different fau diagnosis and testing methods | | | | | | |
| Module No. | Title of the List of Topics Module | | | | | | | |
| Unit I | Synchronous Sequential Circuit Design: Introduction, Moore, Mealy and Mixed Type Synchronous State Machines. Analysis of clocked synchronous sequential circuit and modeling, state diagram, state table, state table assignme and reduction, design of synchronous sequential circuits, design of iterative circuits, ASM chart and realization using ASM. | | | | | | | |
| Unit II | Asynchronous Sequential Circuit design: | Sequential Circuit Primitive flow table and reduction, type of delays, Cycles a | | | | | | |
| Unit III | Fault Diagnosis and Testability Algorithms: Fault table method, Path sensitization method, Boolean difference method, D-Algorithms, Tolerance techniques, The compact algorithms, Practical PLA's, Fault in PLAs, Test Generation Masking Cycles, DFT Schemes, Built in self test. | | | | | | | |
| Unit IV | Design using Programmable Logic Devices: | sequen | ogramming logic device families, Designing of synchronous quential circuits using PLA/PAL, Realization of finite state chines using PLD, Designing with FPGAs, Xilinx FPGA. | | | | | |
| Course Assessment | Continuous Evaluation | Continuous Evaluation 25% Mid Semester 25% End Semester 50% | | | | | | |
| | Reading material: Au e Books, Journals, Repo | ` ′ | | | ner, Year of Publication etc. (Text format) | | | |

| 1. | Donald D.Givone, "Digital Principles and Design", McGraw Hill, 2 nd edition |
|----|---|
| 2. | Shanthi, A. Kavitha, A., Martin Graham, "VLSI Design", New Age International, 2nd Edition |
| 3. | Uyemura, John P., "CMOS Logic Circuit Design", Springer 2nd Edition |
| 4. | M.Morris Mano, "Digital Design", Pearson Education, 3rd edition,. |
| 5. | Charles H.Roth, Jr, "Fundamentals of Logic Design", Jaico Publishing House, 4th Edition. |
| 5. | Michael D.Ciletti, "Advanced Digital Design with the Verilog HDL", Pearson Education, 2 nd edition |