

## TOPICS TO BE COVERED

- Low Power Reversible Architecture
- Quantum Technology in Semiconductors
- AI for VLSI Design
- Advances in MOS Transistor: From micro to nano
- Recent trends in VLSI Design
- Low Power High Speed Digital Integrated Circuits
- Hands-on Quantum tool
- Hands-on FPGA Flow
- Hands-on Digital Design Flow From RTL to GDS



## INVITED SPEAKERS

Chief Guest

**Shri Subodh Sachan, Director, STPI HQ**

- ❖ Mr. Puneet Kumar, Senior Director R/D, Synopsys Inc
- ❖ Ms. Shelly Gupta, Founder & Director, AsicGuru Ventures
- ❖ Dr. S K Dubey, Sr Principal Scientist, CSIR NPL
- ❖ Dr. Trailokya N. Sasamal, NIT Kurukshetra
- ❖ Dr. Ratneshwer K Ratnesh, NSUT
- ❖ Dr. Shashank Gavel, AI Lead, DataPOEM
- ❖ Dr. S R Routray, SRM IST Kattankulathur
- ❖ Mr. Anish Kumar, Entuple Tech. Pvt. Ltd.
- ❖ Mr. Kumar Divya, CoreEL Tech. Pvt. Ltd.

## NATIONAL INSTITUTE OF TECHNOLOGY DELHI



Department of Electronics & Communication Engineering

Organizing

**Six Days Short Term Course**  
On

**SILICON TO SYSTEMS:  
ADVANCING VLSI DESIGN IN AN  
AI AND QUANTUM-CONSCIOUS  
ERA**

**27 August- 2 September, 2025**  
(Hybrid Mode)





## ABOUT NIT DELHI

An autonomous Institute that functions under the aegis of the Ministry of Education, Govt. of India. It aims to provide instructions and research facilities in various disciplines of Engineering, Science and Technology for advanced learning and dissemination of knowledge. Currently, the institute offers B.Tech. programs in Computer Science and Engg., Electronics and Comm. Engg., Electrical Engg., Civil Engg., Mechanical engg and VLSI Design and Technology. The institute also offers M.Tech., Ph.D., and Post-doctoral programs. NIT Delhi has been ranked 45 by NIRE 2024.

## ABOUT THE STC

STC will explore the cutting-edge developments in VLSI design, from nanoscale devices to intelligent system architectures. Focusing on how AI and quantum technologies are shaping the future of chip design and automation. The course bridges theoretical foundations with hands-on exposure to modern design methodologies.

## REGISTRATION

**Register through the following link**

<https://forms.gle//B1DJibGoNNe3n6qy8>

**Last date of registration**

**20 August, 2025**

***The registration fee for the course:***

**UG:** INR 400

**PG/PhD:** INR 600

**Faculty:** INR 800

**Industry personnel:** INR 1000

**UG (NIT Delhi):** INR 300

**PG/PhD (NIT Delhi):** INR 500

***Deposit the fee in following account:***

**Account Holder's Name:** M/S. National  
Institute of Technology Delhi

**Account Number:** 092901001915

**IFSC Code:** ICIC0004610

**Bank Name & Branch:** ICICI Bank, NIT Delhi

or Scan to Pay



## CHIEF PATRON

**Prof. (Dr.) Ajay K Sharma**

**Director, NIT Delhi**

## PATRON

**Dr. Rikmantra Basu**

**HoD ECE, NIT Delhi**

## CONVENOR (s)

**Dr. Vinay S Pandey**

**Dr. Preeti Verma**

## COORDINATOR (s)

**Dr. D. Vaithiyanathan**

**Dr. Manish Verma**

**For any queries Please Contact:** Dr. Preeti Verma **Email:** preetiverma@nitdelhi.ac.in **Contact No.:** +91-9717063730



# राष्ट्रीय प्रौद्योगिकी संस्थान दिल्ली

## NATIONAL INSTITUTE OF TECHNOLOGY DELHI

### TENTATIVE SCHEDULE

**STC ON “Silicon to Systems: Advancing VLSI Design in an AI and Quantum-Conscious Era”**  
**27 August-2 September 2025, Hybrid Mode (Participant can attend either Online or Physical mode)**

	27 Aug. 2025 Wednesday	28 Aug. 2025 Thursday	29 Aug. 2025 Friday	30 Aug. 2025 Saturday	1 September 2025 Monday	2 September 2025 Tuesday
10:00 AM– 12:00 NOON	<b>Inaugural Session (11.30 AM)</b>	<b>Mr. Kumar Divya Dr. Manish Verma Hands-on</b> Digital Flow-Digital Circuit/Architecture implementation on FPGA Devices <b>10:00 AM– 1:00 PM</b>	<b>Dr Puneet Kumar</b> Synopsys Noida  <b>Ms Sheely Gupta</b> Asic guru Noida	<b>Dr. Shashank Gavel</b> Data Poem Bangaluru  AI in VLSI	<b>Mr. Anish Dr. D Vaithiynathan Dr. Preeti Verma Hands-on</b> Digital Design Flow Using Cadence Tool <b>10:00 AM– 1:00 PM</b>	<b>Dr. Trailokya Nath Sasamal</b>  Low Power Reversible Architecture
<b>Break</b>						
02:00 PM – 04:00 PM	<b>Dr. Soumya Ranjan Routray</b>  Quantum Technology in Semiconductors	<b>Mr. Kumar Divya Hands-on</b> Digital Flow-Digital Circuit/Architecture implementation on FPGA Devices <b>2:00 PM– 5:00 PM</b>	<b>Dr. Ratneshwar Kumar Ratnesh</b>  Quantum Computing	<b>Dr. S K Dubey</b> CSIR NPL  Quantum Devices/Materials	<b>Mr. Anish Dr. D Vaithiynathan Dr. Preeti Verma Hands-on</b> Digital Design Flow Using Cadence Tool <b>2:00 PM– 5:00 PM</b>	<b>Dr. Trailokya Nath Sasamal</b>  <b>Hands-on</b> Quantum tool